# intel

# INTELLEC® SERIES II MICROCOMPUTER DEVELOPMENT SYSTEM HARDWARE INTERFACE MANUAL

Copyright © 1979, 1980, 1983 Intel Corporation Intel Corporation, 3065 Bowers Avenue, Santa Clara, California 95051

Order Number: 9800555-03

.

.



Additional copies of this manual or other Intel literature may be obtained from:

Literature Department Intel Corporation 3065 Bowers Avenue Santa Clara, CA 95051

Intel retains the right to make changes to these specifications at any time, without notice. Contact your local sales office to obtain the latest specifications before placing your order.

Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes no commitment to update nor to keep current the information contained in this document.

Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are implied.

Intel software products are copyrighted by and shall remain the property of Intel Corporation. Use, duplication or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR 7-104.9(a)(9).

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.

The following are trademarks of Intel Corporation and its affiliates and may be used to identify Intel products:

AEDIT	iDIS	Intellink	MICROMAINFRAME
BITBUS	iLBX	iOSP	MULTIBUS
BXP	im	iPDS	MULTICHANNEL
COMMputer	іЙМХ	iRMX	MULTIMODULE
CREDIT	Insite	iSBC	Plug-A-Bubble
İ	intel	iSBX	PROMPT
I <sup>2</sup> ICE	intelBOS	iSDM	Ripplemode
iATC	Intelevision	iSXM	RMX/80
ICE	inteligent Identifier	Library Manager	RUPI
iCS	inteligent Programming	MCS	SYSTEM 2000
iDBP	Intellec	Megachassis	UPI


A1005/783/4K DD

'.

ii

•

REV.	<b>REVISION HISTORY</b>	DATE
-01	Original issue.	1979
-02	Manual updated.	1980
-03	Manual updated to support IOC-III. Obsoletes previous editions only for systems with an IOC-III board installed.	7/83



•

iii

· · · · ·



## PREFACE

This manual provides detailed information for users who require a comprehensive knowledge of the internal and external interfaces of the Intellec Series II Microcomputer Development System. The information contained in this manual includes definitions of the internal interface commands and their functions, descriptions of the system "firmware" (i.e., ROM-resident programs), and definitions of interprocessor protocol. The intent of this manual is to describe existing interfaces and to explain how these interfaces may be accessed to meet specific user requirements. Readers of this manual are assumed to have a prior knowledge of real-time microcomputer systems and an intimate familiarity with the functional organization of Intellec development system hardware and software. This manual duplicates, in condensed form, information contained in other Intel manuals and also provides a compilation of system and interface information not otherwise available. The manual is divided into the following five chapters:

Chapter 1—Overview. A review of the Intellec Series II development system as it relates to user-accessible interfaces.

Chapter 2—Multibus Interface. A description of the primary user-interface to the development system including ROM and RAM expansion, I/O port assignments, bus priorities and interrupt assignments.

Chapter 3—Serial I/O Interfaces. A description of the two serial I/O channels of the Integrated Processor Board (IPB) or Integrated Processor Card (IPC) and how the channels can be modified to meet user requirements.

Chapter 4—IOC I/O Interfaces. Descriptions of the program interfaces to the integral CRT, keyboard and integral diskette of the I/O Controller (IOC) and of the protocol required for communications between a master processor and the IOC.

Chapter 5—PIO Subsystem Interfaces. Descriptions of the program interfaces to the standard parallel I/O devices (paper tape reader/punch, line printer and PROM programmer) of the Parallel Input/Output (PIO) subsystem and of the protocol required for communications between a master processor and the PIO subsystem.

Appendixes A, B, C and D. Program examples of an Interrupt Routine, Basic Input Driver Routine, Basic Output Driver Routine and Diskette Read/Write Routine.

Appendix E. Interface connector pin assignments and dc signal specifications for the Multibus interface and peripheral interfaces.

The level of descriptions in this manual assume a familiarity with the Intellec Series II development system structure, with the software interfaces of programmable Intel chips, and with the Multibus interface. This prerequisite information can be found in the following Intel manuals:

Intellec Series II CRT and Keyboard Interface Manual, 122029

Intellec Series II Microcomputer Development System Hardware Reference Manual, 9800556

Intellec Series II Model 22X/23X Installation Manual, 9800559

Intellec Series II Microcomputer Development System Schematic Drawings, 9800554

ISIS-II User's Guide, 9800306

Intel Multibus Specification, 9800693 Intel Component Data Catalog

Intel Peripheral Design Handbook

¥ %

Lain. ; , L. ... 211

24

1

.

· · · ۰. . \* s \* e = 1,

-, *i* .

. -

· -

vi

# inte

# CONTENTS

CHAPTER 1 VI I OVERVIEW	PAGE
System Capabilities	. 1-1
Modifiable Hardware Logic	
Programming Considerations	
Resident Master Programs	
Non-Resident Master Programs	
User System Programs	
I/O Device Interfaces	
Firmware Versus System Software	
I/O Device Drivers	
Drivers/System Software Interfaces	
Types of Device Interface Modifications	
Device Signal Timing	
Electrical Considerations	
Grounding	
Power Supply Reserve Current	

#### CHAPTER 2 THE MULTIBUS INTERFACE

Memory Configurations	2-1
ROM Expansion	2-1
RAM Expansion	2-2
I/O Device Usage	2-4
Interrupt Mechanisms	2-5
MULTIBUS Priority Logic	2-6
Real-Time Processing	2-7
Use of Interrupts	2-7
Use of Slave Processors	2-7
Parallel Processors	2-7

CHAPTER 4	PAGE
IOC I/O INTERFACES	
OC/Master Processor Protocol	4-1
Data Bus Buffer	4-1
OC Commands	4-3
System Commands	4-3
CRT Commands	4-5
Keyboard Commands	4-6
Integral Diskette Commands	4-7
ς.	
CHAPTER 5	,
PIO SUBSYSTEM INTERFACES	
PIO/Master Processor Protocol	5-1
PIO Commands	5-2
System Commands	5-2
Paper Tape Reader Commands	5-5
Paper Tape Punch Commands	5-6
Printer Commands	5-7
PROM Programmer Commands	5-8

#### APPENDIX A INTERRUPT ROUTINE EXAMPLE

APPENDIX B BASIC INPUT DRIVER EXAMPLE

APPENDIX C BASIC OUTPUT DRIVER EXAMPLE

#### CHAPTER 3 SERIAL I/O INTERFACES

Software Alterations	3-1
Hardware Alterations	3-2
Inter-System Communications	3-2

#### APPENDIX D DISKETTE READ/WRITE EXAMPLE

· · ·

•

· · · ·

· · · · · ·



· , · · · · ·

# 

# TABLES

3

₽

4

TABLE	TITLE	PAGE	TABLE	
1-1	Power Supply Current Ratings	1-6	E-2	IPB
2-1	IPB I/O Port Addresses	2-4	E-3	IPC
2-2	IPC I/O Port Addresses	2-4	E-4	SER
2-3	Dedicated and Reserved I/O Port			(C
	Addresses	2-5	E-5	SER
3-1	Asynchronous/Synchronous Jumper			(C
	Configurations	3-2	E-6	PT F
4-1	IOC Command Set	4-3		(C
4-2	Typical Diskette Read and Write		E-7	PT F
	Command Sequences	4-8		(C
4-3	Diskette Operation Codes	4-11	E-8	LIN
5-1	PIO Command Set	5-3		(C
E-1	MULTIBUS <sup>®</sup> Interface Pin		E-9	UPP
	Assignments	E-2		(C

TABLE	TITLE	PAGE
E-2	IPB Signal DC Characteristics	E-3
E-3	IPC Signal DC Characteristics	E-4
E-4	SERIAL CH1/TTY Pin Assignments	,
	(Connector J2)	E-5
E-5	SERIAL CH2 Pin Assignments	
	(Connector J3)	E-6
E-6	PT PUNCH Pin Assignments	,
	(Connector J4)	E-7
E-7	PT READER Pin Assignments	
	(Connector J5)	E-8
E-8	LINE PRINTER Pin Assignments	
	(Connector J6)	E-9
E-9	UPP Pin Assignments	
	(Connector J7)	E-10

.



ILLUSTRATIONS

; :

FIGURI	E TITLE	PAGE
1-1 2-1 2-2 2-3	Interface Regulating System Elements Expansion of ROM Address Space ROM Bank Switching Overlay ROM	2-1 2-2

•

FIGUR	E TITLE PA	AGE
2-4	Address-Controlled Expanded RAM	2-3
2-5	Logic-Controlled Expanded RAM	2-3
3-1	Data Set Simulator Cable	3-3



# CHAPTER 1 OVERVIEW

#### **1.1 SYSTEM CAPABILITIES**

Intellec Series II Microcomputer Development System, as delivered, is a stand-alone system that can be upgraded by the addition of numerous hardware and software options. Performance of the development system ranges from generation and editing of simple paper tape-based programs to a hard diskbased system capable of supporting assembly or compilation of relocatable library supported code, symbolic debugging of user hardware/software systems, and selective programming of validated user software into PROM. Without modification, the Intellec Series II development system is capable of supporting product development from design inception to the end of the product's life cycle.

There are three basic development system models in the series: The Model 220, the Model 225 and the Model 230. Additionally, there are two variations of each of the basic models according to the operating voltage configuration. For example, a basic Model 220 development system that is configured at the factory for 115 volt operation is designated a Model 220, while a basic Model 220 that is configured for 230 volt operation is designated a Model 221. All models in the series feature an integral video display and an attached keyboard, an integral power supply, a sixslot Multibus-compatible card cage and either one or two flexible disk drives. The development system itself is made up of three microprocessor-based computing elements that are contained on two printed circuit board assemblies. One assembly (either an Integrated Processor Board or an Integrated Processor Card) is inserted into the uppermost slot of the card cage and incorporates the master processor. The other assembly (the Input/Output Controller) is mounted on the inside of the rear panel. This assembly contains the Input/Output Controller (IOC) processor and the Parallel Input/Output (PIO) subsystem processor. Both the Model 220 and the Model 225 include an integral single-density diskette drive and differ only by the circuit board assembly installed in the card cage (the Model 220 uses the 8080-based Integrated Processor Board or "IPB," and the Model 225 uses the 8085-based Integrated Processor Card or "IPC"). The Model 230 is supplied with a separate chassis that contains two double-density diskette drives in lieu of the integral diskette drive common to the Models 220 and 225. The card cage of the Model 230 includes an 8080based IPB, a 32k RAM board and a two-board double-density diskette controller (to support the two double-density diskette drives). 

The high efficiency and cost effectiveness of the Intellec Series II development system, in each of its many configurations are made possible through the use of general-purpose hardware and task-oriented, diskette-based software. This delegation of system personality to software not only simplifies upgrading of development capabilities, but also allows alteration or even replacement of basic system processes. The Intellec Series II development system may thus be viewed as a relatively rigid framework of generalpurpose hardware that can be user programmed to meet the needs of a wide variety of applications.

The generation of any resident software requires a knowledge of the system environment within which the software will operate. This manual delineates the Intellec Series II development system environment in terms of the various interfaces between the development system and its subordinate devices and/or external systems.

#### **1.2 MODIFIABLE HARDWARE LOGIC**

Although most modifications of Intellec Series II system functions are accomplished by the replacement of software, there are a few hardware changes that may be concurrently necessary. The following text defines changes of this type.

One general rule to be observed when modifying an Intellec Series II development system is that most existing hardware cannot be changed. Aside from reconfiguration of jumpers and replacement of ROM chips, changes to hardware will not only void the system warranty, but may also adversely affect the operation of the supplied software. Furthermore, any hardware rework, including rejumpering or ROM replacement, must meet Intel workmanship standards to maintain warranty provisions. Full warranty rights are preserved only if written permission is obtained from Intel prior to hardware alterations.

Prohibition of hardware changes is not as restrictive as it might first appear. For one thing, the prohibition, whether stated or not, is imposed by the system design which employs buses for communication between intelligent preprogrammed chips. Another factor negating the need for hardware changes is that the Intellec Series II development system hardware was designed in anticipation of other user applications. The Multibus interface and the serial I/O channels are true general-purpose interfaces that can be used for specific applications required by the user.

Intellec<sup>®</sup> Series II

8

۲

뼒

#### Overview

· .

The following is a list of hardware circuit elements, the use of which may be initiated or altered subsequent to system delivery (usually in conjunction with software changes).

- The serial I/O channels are associated with a number of jumpers that determine the routing and use of data, clock pulses, and control signals for various terminal and data set configurations. The jumpers, located on both the IPB/IPC and IOC boards, are discussed in Chapter 3.
- The 8253 timer of the IPB/IPC uses one counter as a real-time clock that is accessible to user programs executed by the IPB/IPC. The initial count is set via I/O port address F2, and the mode of the 8253 is established via I/O port address F3. On powerup or reset, the real time clock is initialized for a 1ms rate. The clock can be used in conjunction with the local interrupt controller to generate a level 7 system interrupt.

#### 1.3 PROGRAMMING CONSIDERATIONS

A simple description of user programming activities is hindered by two factors. The first of these factors has to do with the large variety of potential applications. Not only does each application dictate a particular minimum of user programming, but in many cases there is a tradeoff between modification of existing software and the creation of new programs or routines. The second factor affecting the user programmer is that Intel-supplied software is physically distributed within RAM and ROM. These two factors make it difficult to detail the software required for a "typical" application without first defining the types of software associated with the Intellec Series II development system. The types of programs to be discussed in the following text are: are able to utilize system resources of the development system through the facilities of an In-Circuit Emulator (an Intel supplied nonresident Multibus master).

#### 1.3.1 RESIDENT MASTER PROGRAMS

Resident master programs are usually bootstrap loaded from diskette and executed from system RAM. These programs can also be loaded from paper tape to system RAM or executed directly from ROM. Typical Intel supplied resident master programs are the ROM-based Monitor, the diskettebased ISIS-II diskette operating system, and the diskette-based 8080/8085 assembler. Each of these programs is controlled by specific command entries from the CRT keyboard or system console device that establishes a particular operator interface with the system.

Each of the resident master programs follows the protocol necessary to accomplish data transfer to or from the I/O devices of the development system. However, most Intel-supplied programs employ calls to the Monitor and/or ISIS-II to accomplish I/O transfers. The Monitor provides byte transfers to or from any device (except diskette) whereas ISIS-II accomplishes block transfers to or from any diskette. ISIS-II does not entirely replace the Monitor, but often provides higher-level commands that make use of multiple Monitor calls to simplify operator sequences. The use of Monitor and ISIS-II calls by other programs (including user-designed programs). reduces the program's concern with I/O operations. In effect, the call executes a subroutine within Monitor or ISIS-II that follows the protocol required by the specified device. When the transfer is complete, the calling program continues from the point at which the call was made. Refer to the ISIS-II System User's Guide for additional information.

- Resident Master Programs Programs that are executed by the IPB/IPC master processor and provide overall control of the Intellec Series II development system.
- Non-Resident Master Programs Programs that are executed by another master processor on the Multibus interface and are able to utilize the system resources of the Intellec Series II development system.
- User System Programs User programs that are being developed to be executed by and to control user-designed hardware systems. Such programs are able to utilize system resources of the devel-

Within the Intellec Series II development system, the protocol for any device involves the use of dedicated I/O port addresses. Furthermore, if the device is subordinate to the IOC or PIO, the protocol requires the issuance of specific commands that control the transfer of data, status, and control bytes between the I/O device controller hardware and the I/O device firmware. Details of the protocol required for each device are discussed in Chapters 3 through 5. A general discussion of protocol is provided in paragraph 1.4.3.

Hardware interrupts may be employed by user programs, but if they are, their use must not conflict with the hardware interrupts of existing circuit boards such as in-circuit emulators. Interrupt level 7 is used by internal circuits within the development system, normally masked off by the Monitor and ISIS-II since these programs use service requests in lieu of hardware interrupts. Interrupt switches 0 and 1 are used for resetting the Monitor and ISIS-II, respectively. y and the second se

#### **1.3.2 NON-RESIDENT** MASTER PROGRAMS

Non-resident master programs are programs that are executed by Multibus interface master processors other than the IPB/IPC master processor. The external hardware involved must include provisions for interface to the Multibus.

The non-resident master processor has direct access to most of the system resources of an Intellec Series II development system including the Monitor, all of system RAM, and all I/O facilities and devices of the IOC and the PIO. Notable exclusions from the preceding list are the serial I/O channels of the IPB and the IPB's real-time clock and interrupt controllers. These resources on the IPC, with the exception of the system interrupt controller, are available to other bus masters.

The interrupt controllers on the IPB/IPC continue to accept interrupts when another master assumes control of the Multibus interface. The local interrupt controller accepts service requests from external sources (i.e., PIO and IOC) as well as internal sources, and generates a level 7 system interrupt that can be sensed by any master on the bus.

IOC and PIO have several common attributes. The general discussions of I/O device interfaces in the following paragraphs are supported by further details in Chapters 3 through 5.

A second type of I/O device interface is implemented via the Multibus interface. In this case, the hardware controlling the device is not part of the basic Intellec Series II development system and there is some tradeoff between the hardware and the driver software executed by the IPB/IPC processor. However, most drivers associated with external I/O device interface hardware make use of Monitor or ISIS-II calls to simplify software design. In any event, any discussion of this type of I/O device interface is more concerned with Multibus interface protocol than with the interprocessor protocol and related topics within this chapter. Refer to Chapter 2 for discussions of I/O device interfaces implemented via the Multibus interface.

#### **1.4.1 FIRMWARE VERSUS** SYSTEM SOFTWARE

The term "firmware" is used throughout the computer industry to identify ROM-based microcode that establishes the instruction sets of computers. Within Intellec Series II development systems, the instructions sets of CPUs are fixed, and the term "firmware" identifies ROM-based software. The term "system software" denotes resident and nonresident programs that interpret operator-generated commands. Typical firmware of Intellec Series II development systems includes the I/O device driver programs executed by the IOC and PIO microprocessors.

#### **1.3.3 USER SYSTEM PROGRAMS**

User system programs are programs that are: 1) assembled or compiled using an Intellec Series II development system; 2) debugged using the combined facilities of the development system and an in-circuit emulator; and 3) programmed into PROM for execution within a user-designed system. In most cases, the physical connection between the user system and the Intellec Series II development system exists only while the user system is being debugged via an in-circuit emulator. However, the in-circuit emulator may also be employed to debug hardware or software that is to directly interface with the Intellec Series II development system.

#### 1.4 I/O DEVICE INTERFACES

Most existing I/O device interfaces are established using hardware and software of the IPB/IPC, the IOC, and the PIO as shown in figure 1-1. Each of the subsystems employs a different combination of hardware and software to accomplish I/O data transfers and to control the subordinate devices. However, the


#### **1.4.2 I/O DEVICE DRIVERS**

The complexity of any I/O device firmware is dependent on: 1) the complexity of the hardware interface with the device; and 2) the intelligence of the hardware between the driver and the device. The more complex device interfaces (the serial I/O channels, the integral CRT, and the integral diskette) make use of highly-intelligent programmable chips that tend to reduce driver complexity. However, use of programmable chips imposes a different type of complexity on the associated firmware: the need to include code to initialize the programmable chips during system startup and/or immediately prior to device data transfers. This initialization is required because the operating parameters of the programmable chips must be preselected to meet the specific needs of the system and/or the device being driven. いまたい チューリズまい


It would appear that the division of responsibilities among the device driver, the startup routine, and the device interface hardware is highly variable among

#### Intellec<sup>®</sup> Series II

#### Overview



2



ч

1 . . . .

devices. However, one basic criterion employed in the design of the Intellec Series II development system is the maximum simplification of system software I/O processes. The resulting arrangement is such that system software, including ISIS-II, ICE drivers, and user-generated master programs, need only specify the device and either furnish or accept the data to be transferred. Provision is also made to advise the system software when each byte transfer is completed. Some additional complexity occurs with disk transfers in which case the disk controller must be advised of the size of the file to be transferred. In any event, the device drivers have the relatively simple task of passing data bytes between the system software and device interface hardware. The device interface hardware and the startup routines share most of the responsibility for meeting the unique initialization requirements of any I/O device.

#### 1.4.3 DRIVERS/SYSTEM SOFTWARE INTERFACES

There are two types of I/O driver interfaces with the system software. One uses the Monitor interface to accomplish serial I/O transfers. The second type of interface is via the I/O ports of the IPB/IPC master processor and is used by all other I/O device drivers.

The I/O device driver used for serial I/O transfers (i.e., Monitor) is accessed by means of the CALL instruction. The CALL instruction itself merely specifies the proper calling location within the Monitor. Parameters required by the Monitor are placed within the B, C, and (if necessary) the D, E, H, L registers prior to execution of the CALL instruction. System software commands that result in Monitor CALLs often elaborate on the preceding procedure. For example, ISIS-II calls can specify a string of data bytes, and the PL/M statements allow use of the stack to pass additional parameters. However, the resulting process is often a simple reiteration of the CALL instruction.

The second type of driver/system software interface is used to communicate with the IOC and the PIO subsystems of the development system. Each subsystem is accessed via an I/O port address of the IPB/IPC master processor. Each access involves the transfer of a single byte interprocessor command that may be followed by a data byte transfer to or from the subsystem processor. The interprocessor command byte coding informs the subsystem processor if a data byte transfer is to follow and initiates a specific action within the subsystem processor. The command may cause a system level response that affects all subordinate devices of the subsystem or a device level response that affects a specific I/O device and its associated driver and interface hardware.

The system level interprocessor commands initiate actions such as subsystem reset, the return of status concerning the results of a preceding device level command, the enabling or disabling of interrupts, or the return of diagnostic test results. The device level interprocessor commands are used to pass data to or from the device, or to return device status. The sequence of interprocessor commands required to control the subsystem and/or one of its subordinate devices constitutes the interprocessor protocol for that subsystem or device. general, the system software initiates an I/O operation and then periodically requests I/O status to determine when the operation is completed. This technique relieves the system software of concern with I/O device timing.

The implementation of user-designed I/O drivers and/or resident master programs must take into account the timing of all system elements. For example, hardware interrupts may be employed, but they should be used only to signify the termination of an operation.

High-speed I/O devices, such as disk or diskette drives, require relatively complex hardware and relatively large data storage capacities. Because of this, only one diskette drive is supported by the IOC; the remaining drives employ a disk or diskette controller on the Multibus interface. Furthermore, the integral diskette, the integral CRT, and the refreshing of RAM use a substantial portion of the IOC processor's bandwidth. These factors must be considered when changes to the IOC driver are anticipated.

The lower-speed devices of the PIO make less stringent demands on the PIO processor, but in this case RAM and ROM capacities are more restricted. However, the PROM programmer interface of the PIO is a general-purpose interface that assumes the existence of intelligence external to Intellec Series II. If this intelligence is in the form of a microprocessor, it is possible to establish efficient communications that do not tax the bandwidth or storage limitations of the PIO. Furthermore, such communications can be implemented without changes to the PROM programmer driver. The PROM programmer interface is thus a prime candidate for implementation of a channel to non-standard I/O devices. Refer to Chapter 5 for further information on use of the PROM programmer interface.

#### 1.4.4 TYPES OF DEVICE INTERFACE MODIFICATIONS

The interprocessor command sequence between the IPB/IPC and the IOC or PIO has been generalized to the extent that minor changes of the device/driver interface do not require changes to the protocol. In other words, use of a different printer could require changes to the associated device driver without the necessity for changes to the Monitor, ISIS-II, or any other system software. It is, of course, assumed that the existing hardware interface is compatible with the non-standard printer.

#### 1.4.5 DEVICE SIGNAL TIMING

The interprocessor protocol establishes a relatively loose coupling between the system software of the IPB/IPC and the IOC/PIO device drivers. In The Multibus interface may also be used to communicate with non-standard I/O devices. Refer to Chapter 2 for details on use of the Multibus interface.

#### **1.5 ELECTRICAL CONSIDERATIONS**

- در به ا

The Intellec Series II development system, as delivered, is capable of accepting almost any combination of Intel circuit boards. Each development system chassis employs an internal power supply that provides a tie point for circuit grounding and that has adequate reserve power for optional circuit boards. Under normal circumstances, user-designed hardware may be installed either within or attached to the development system chassis without difficulty. However, user-designed hardware must employ compatible grounding techniques and must not exceed the reserve current specification.

9

-

. .

#### 1.5.1 GROUNDING

Three types of grounds exist within Intellec Series II development system. The first type of ground is chassis ground that interconnects all metallic enclosures and devices of the system. Chassis ground is routed through the IOC and PIO connectors to provide for grounding of I/O devices. Chassis ground is also used for all cable shields.

The second type of ground is ac ground. This ground is derived from the third (green) wire of the ac power cord. The ac ground is tied to chassis ground at a single point within each power supply.

#### DANGER

, ,

Removal of ac ground from chassis ground can cause hazardous potentials to exist at metallic surfaces of devices and enclosures.

The third type of ground is signal ground. This ground is used as a common reference for all dc voltages and is the ground employed by logic circuits. Signal ground is tied to chassis ground and ac ground at the common tie point within the power supplies.

#### NOTE

Any Intellec Series II development system incorporating an expansion chassis contains two power supplies, each with its own common tie point for grounding.

User-designed circuit boards are required to use signal ground as a reference for all logic circuits. Chassis ground is used only if the user circuit board is associated with an external enclosure or device (chassis ground is tied to all shielded cables and external metallic structures). Signal and chassis grounds should be isolated on the user circuit board or within the external enclosure or device (if such isolation is possible) to prevent the formation of ground loops. User-designed systems connected to an Intellec Series II development system via an in-circuit emulator should ideally have independent signal and chassis grounds that may be disconnected from each other when connected to the in-circuit emulator. If user signal ground is permanently tied to user chassis ground, a ground loop will exist. In some cases, this ground loop will cause unwanted currents to flow through the in-circuit emulator signal ground and may result in electrical noise on data, address, and control lines.

Total elimination of ground loops may not be feasible if the system contains peripherals that tie signal ground to chassis ground. When the signal and chassis grounds cannot be separated, a lowerresistance path through the chassis ground wiring should be provided. The installation of heavy (large surface area) straps between the development system chassis and the user system chassis can reduce noise on the signal lines.

#### 1.5.2 POWER SUPPLY RESERVE CURRENT

Two basic power supplies are used in the Intellec Series II development systems: the internal power supply in the development system chassis and a smaller supply in the optional expansion chassis. Both supplies provide regulated voltages of +5, +12, -12 and -10 volts that are available on the backplane. The supply in the development system chassis also provides internal, regulated voltages of +15 and +24 volts for the integral CRT and diskette drive.

The current ratings for each voltage and the amount of reserve current available for optional boards are listed in table 1-1. Note that the expansion chassis contains no circuit boards when delivered, and the current ratings for its four regulated supplies are available for use by optional or user-designed circuit boards installed within the expansion chassis.

. . . .

Development System Chassis	+ 5V	+ 12V	-12V	-10V	+ 15V	+ 24V
Capacity	30.0	2.5	0.3	1.0	1.5	1.7
Model 220 Load	9.7	0.4	0.1	0.02	1.5	1.7
Model 220 Reserve	20.3	2.1	0.2	0.98		0
Model 225 Load	10.0	1.5	0.2	0.03	1.5	1.7
Model 225 Reserve	20.0	1.0	. 0.1	0.97	0	0
Model 230 Load	15.95	0.8	0.1	0.17	1.5	0.
Model 230 Reserve	14.05	. 1.7	0.2	0.83	0	1.7
Expansion Chassis	+ 5V	+ 12V	-12V	-10V	+ 15V	+24V
Reserve	20.0	2.0	<sup>,</sup> 0.3	0.8	N/A	N/A

Table 1-1.	Power	Supply	Current	Ratings
------------	-------	--------	---------	---------

• •



## **CHAPTER 2** THE MULTIBUS® INTERFACE

#### , ŧ°, . .

The Multibus interface is documented in detail by the Intel Multibus Specification and is also described in the Intellec Series Microcomputer Development System II Hardware Reference Manual. The information within this chapter does not duplicate the content of these other manuals, but rather defines the Multibus interface characteristics in terms appropriate to Intellec Series II development system users who are writing master programs. In effect, this chapter does not define the Multibus interface as such, but rather describes implementation and/or utilization of system resources via the Multibus interface.

. . and the second 1122


when a large ROM-resident program is used to process a relatively small, on-line data base. (The total data base for the system may be very large and stored off-line on diskette.) / t. able agence to


of NOTE and the

If several ROM-resident programs are employed, each program should be capable of being separately accessed so that the loss of the corresponding RAM address space during program execution is limited only to the address space occupied by the program.

#### 2.1 MEMORY CONFIGURATIONS

The uses of RAM and ROM within a multiprocessor system are varied. Slave processors such as the IOC can use RAM and ROM as local private memory for data and special purpose programs. ROM can also be used to perform logic functions wherein the selection of a given address generates a specified control signal. The above uses do not involve the Multibus interface and do not provide memory that can be shared by other master processors in the system. The following text is concerned only with system memory that is accessible from the Multibus interface.






The size of the Intellec Series II system memory (32k or 64k) is usually more than adequate for most applications. Also, the availability of disk and diskette storage can often reduce the need for additional memory. If, however, the memory size is inadequate, there are means of expanding both ROM and RAM as discussed in the following text.

#### 2.1.1 ROM EXPANSION

When delivered, the Intellec Series II development system contains 4k of ROM. Expansion of ROM is possible through the installation of a Multibuscompatible circuit board using one of two methods. Note that regardless of the method used to expand ROM, the Monitor RAM workspace is always the last (top) 320 bytes of available RAM memory, and care must be taken not to overlay or occupy these locations (refer to the ISIS-II User's Guide for detailed information regarding Monitor address spacing). The first method (figure 2-1) simply assigns ROM memory address space. This method reduces the size of the RAM that can be accessed while executing the program out of ROM and is useful



2-1

Intellec<sup>®</sup> Series II


2

3

The second method of ROM expansion, known as --bank switching (figure 2-2), occupies a limited amount of address space, but allows ROM expansion beyond 64k. With this method, the user-implemented circuit board(s) contains I/O port address decoding logic to select and deselect specific ROM banks. The decoding logic latches the I/O port address and inhibits the selection of more than one memory bank. A typical memory system might contain eight banks of system address space. This system could have a library of relatively-large permanent programs available for immediate execution with minimum reliance on external program storage.

The implementation of either of the preceding ROM expansion methods requires the inclusion of logic that inhibits RAM when the program is being executed out of ROM (INH1) and inhibits ROM when the RAM is being accessed (INH2). The I/O port addresses assigned must be other than those reserved by the IPB/IPC and other circuit boards of the system. For additional information regarding inhibit timing, refer to the Intel Multibus Specification.

The bootstrap/diagnostic program is located at addresses E800H through EFFFH and overlays RAM as well as any ROM at these memory locations during




initialization and execution of the diagnostic. The selection logic of the IPB/IPC ensures that the initialization routine is executed, without intervention, after start-up or system reset. Comparable techniques (figure 2-3) can be used to execute critical user programs in any memory space except the locations occupied by the Monitor and the bootstrap/ diagnostic program. Execution of overlay ROM programs can be initiated via an I/O port address or on exit from the bootstrap/diagnostic program. Use of the ROM overlay technique must not be used simply as a means of ROM expansion, and user hardware would be required to generate INH1 and INH2.

#### 2.1.2 RAM EXPANSION

The 64k RAM available with Intellec Series II development systems is the maximum address space that can be accessed by the master processor of the IPB/IPC. Other master processors on the Multibus interface can employ larger memories wherein the IPB/IPC RAM is but one segment.

The most obvious candidate for a large memory processor is the Intel 8086 microprocessor that uses a 20-bit address to access a full megabyte of memory




2-2


(see figure 2-4). The Multibus interface is fully compatible with 8086 system components, but any 8080/8085 type system, including the Intellec Series II development system, must make allowances for the expanded address capabilities of the 8086. With respect to memory addressing, the allowances center on the decoding of the four high-order address bits (ADR10/-ADR13/) of the Multibus interface. Accessing of the RAM segment on the IPB by the 8086 is restricted to byte transfers, while accessing of the IPC's RAM segment by the 8086 does not have this restriction since the RAM on the IPC can be externally accessed in 16-bit words.

The Intellec Series II development systems contain logic on the IPB/IPC that determines when a 20-bit address is being used. This logic assigns addresses 0H through FFFFH to the 64k RAM segment of the IPB/IPC and disables this segment for all addresses greater than 64k. Pull-up resistors associated with the ADR10/-ADR13/ extended address lines are included on the IPB/IPC to ensure access to its RAM segment when an 8086 type processor is not connected to the Multibus interface.

Use of the 8086 is not the only way to expand RAM. User systems that employ 8080/8085 hardware to select memory segments through logical control of the high order address lines can also be used. For example, a user master processor can employ a latched I/O port to set the high-order address lines (see figure 2-5). The user processor can then access either the IPB/IPC RAM segment or other 64ksegments that are inaccessible to the IPB/IPC.



#### Figure 2-4. Address-Controlled Expanded RAM



#### Figure 2-5. Logic-Controlled Expanded RAM

555-0<del>6</del>

# 2.2 I/O DEVICE USAGE

# 

Communications between a processor and its I/O devices are performed similarly to communications between a processor memory in that I/O port addresses access the device or logic associated with the device. These communications become more evident when considering programmable device controller chips with specific registers that are accessed via unique I/O port addresses.

en street est

With programmable controllers, the low-order I/O port address bits are used to distinguish between data registers and control functions, and thus a block of I/O port addresses is reserved for each device. The high-order bits are used to select the individual programmable chips. Within the IPB/IPC, IOC and

Table 2-1. IPB I/O Port Addresses

	Shared System Resources 🐣 🐐		<b>e</b> um ·	~ St
Port Address	Function		Port Address	
C0 C1	IOC data	4	C0 <sup>+,</sup> C1	10 10
C2	Reserved for IOC		C2	Re
C3	Reserved for IOC		C3	Re
F8	PIO data 👘 👻 👻		F0 1 1	Se
F9	PIO command and status		F1	Se
			F2	Re
	IPB Only Resources		F3	Tir
			<b></b>	Se
Port	Function		F5	Se
Address	T unction		F6	Se
	· · · · · · · · · · · · · · · · · · ·		F7	Se
F0	Serial I/O channel 0 baud rate clock	i i i La la la	<b>P8</b>	Pl
F1	Serial I/O channel 1 baud rate clock		F9	PI
F2	Real time clock		FA	Lo
F3	Timer mode select	<u>ا</u> م ا	FB	Lo
F4	Serial I/O channel 0 data		, ÷	
F5	Serial I/O channel 0 command and status	-	ŧ,	
F6	Serial I/O channel 1 data ;		Dent	
F7	Serial I/O channel 1 command and status		Port	
FA	Local interrupt controller		Address	
FB	Local interrupt controller		50	<u> </u>
FC	System interrupt controller		FC	Sy
FD	System interrupt controller		FD	Sy B
FE FF	Reserved Control Port		FF	R€ Co

PIO, the I/O port addresses are preassigned and fixed by hardware design. These addresses must be used by user-designed hardware to access the shared system resources.

Table 2-1 lists the I/O port addresses used by IPB, and table 2-2 lists the I/O port addresses used by the IPC. Note that the I/O port addresses are identical for both the IPB and the IPC; only the port accessibility function (shared resource or IPB/IPC accessible-only resource) differs.


e e e e e e e e e e e e e

A number of Intel products that can be used with the Intellec Series II development systems have dedicated or reserved I/O ports. Table 2-3 lists the current I/O port assignments used by Intel.

# Port<br/>AddressFunctionC0IOC dataC1IOC command and statusC2Reserved for IOCC3Reserved for IOCF0Serial I/O channel 0 baud rate clockF1Serial I/O channel 1 baud rate clockF2Real time clockF3Timer mode selectSerial I/O channel 0 data

#### Table 2-2. IPC I/O Port Addresses

F5 F6 F7 F9 FA FB	Serial I/O channel 0 command and status Serial I/O channel 1 data Serial I/O channel 1 command and status PIO data PIO command and status Local interrupt controller Local interrupt controller
۲ ۲	IPC Only Resources
Port ddress	Function
FC FD	System interrupt controller System interrupt controller Reserved Control Port



• ;

	Device	1.,	, e <sup>t</sup> ,	· · · · · · · · · · · · · · · · · · ·	O Port Addresses	I. :
ICE-80 In-Circuit Er	nulator 🖧	. ) (	-	<i></i>	0E0H-0E3H	
Other ICE Modules	(ICE-85, ICE-86, IC	CE-88, et	tc.)		080H-083H	• <b>2</b> 7, ~~
iSBC 80/05 Single	Board Computer		•	3,	00H-05H	
iSBC 80/10A Single	e Board Computer	4	1. · · ·		0E4H-0EFH	1
iSBC 80/20-4 Single	e Board Computer		<i>۲ پر ۲</i>	, , , ,	0D4H-0DFH, 0E4H-0EFH	Repair of the second
iSBC 80/30 Single	Board Computer		· · · · ·		0D8H-0DFH, 0E4H-0EFH	
iSBC 86/12A Single	e Board Computer		1	یم ۲۰۰۰ ۲۰۰۰ ۲۰۰۱ ۲۰۰۰ ۲۰۰۱	, 0C0H-0CFH, , 0D0H-0DFH	
iSBC 544 Intelligen	t Communications	s Contro	ller	2 2 2	0D0H-0DFH, 0E4H-0EFH	Exp. A second second
Disks	e e e e e e e e e e e e e e e e e e e		٠.	-	- E 3	
First Floppy	Diskette Controlle	er	,	· ·	078H-07FH	2134
Second Flor	opy Diskette Contr	oller		7-	088H-08FH '	
Hard Disk C	ontroller		à	* [	՝ 068H-06FH 🍈	

Table 2-3 Dedicated and Reserved I/O Port Addresses and the second secon

- 1 10

Future Intel products may require I/O port addresses other than the addresses specified in table 2-3. To prevent possible incompatibility with future Intel products, all user-device I/O port addresses should be switch or jumper selectable.

The use of I/O port addresses to access user-designed hardware is the most common technique employed within Intellec Series II development systems. A second technique, called "memory-mapped I/O," may also be employed to access user hardware. With memory-mapped I/O, a block of memory addresses is assigned to the device and/or its controller. The major advantage of memory-mapped I/O is additional programming flexibility; any instruction that references memory can be used to access an I/O port located in the memory space. For example, the MOV (move) instruction can transfer data between any 8080/8085 register and a port or any of the logical instructions can be used to manipulate individual bits within I/O device registers. The simplest implementation of a memory-mapped I/O device is in a system that has unused address space (i.e., a Model 220 with 32k bytes of RAM) in which case the I/O device addresses would be assigned within the 32k to 62k address range. However, in systems containing 64k of RAM (i.e., the Models 225 and 230), the I/O device addresses must replace either RAM or ROM. RAM replacement is impractical as it would necessitate the physical removal of RAM. ROM replacement requires I/O device control logic that generates INH1/ (to inhibit RAM) when the I/O device is being used. Since most memory-mapped I/O devices require very few addresses, ROM replacement is the most widely used method for memory-mapped I/O. However, programmers must be aware that the addresses assigned to an I/O device are no longer accessible in RAM.

#### 2.3 INTERRUPT MECHANISMS

The standard definition of an interrupt is the process whereby an asynchronous device-generated signal causes program branching to a routine that services the needs of the device (usually the handling of I/O data). However, the reason for employing interrupts is that I/O devices (or other real-time system elements) often involve synchronous operations that cannot be delayed while the processor is performing a lengthy processing task. An interrupt service routine is used to quickly complete the I/O data transfer and then allow continuation of the interrupted process. At a later time, the program processes the data accepted by the service routine or prepares new data for output to the device. Without interrupts, input data could be lost or output data could be unavailable when required. a state of the sta

There are two reasons why the preceding real-time hardware interrupts are not required when an Intellec Series II development system is executing many of the Intel-supplied resident master programs (Monitor, ISIS, etc.). The first reason is that I/O operations are program controlled to be performed in sequence (e.g., if diskette data is to be printed, the diskette operations are completed before printing operations begin). The second reason is that interactions with high-speed I/O devices are provided by means of controller chips that perform many of the tasks (including temporary data storage) that would otherwise be performed by interrupt service routines. The master program is never concerned with multitasking or with close synchronization of I/O device operations. Note that while some input (e.g., keyboard entry), is not program controlled, its data entry rate is slow enough to allow temporary data storage by hardware while the processor is occupied.

In place of hardware interrupts, the hardware elements of the Intellec Series II development system use service requests (specified bits within status bytes) to determine when a device requires attention. The status bytes are returned to the master processor of the IPB/IPC on demand. The transfer of status bytes from the IOC or the PIO to the IPB/IPC constitutes a major segment of the interprocessor traffic. Although hardware interrupts are not widely used by Intel-supplied resident master programs, interrupt handling circuits exist within the Intellec Series II development system. These circuits establish priorities for the interrupt switches, for interrupts from the Multibus interface and for interrupts from internal hardware elements of the IPB/IPC, IOC, and PIO. The interrupt circuits also apply interrupt switch and internal hardware interrupts to the Multibus interface. Interrupt masking by resident programs inhibits sensing of interrupts by the IPB/IPC master processor. All interrupts generated by internal hardware elements are handled by a local interrupt controller that operates in the polled mode as a slave to the system interrupt controller. All internal interrupts are processed by the local interrupt controller and generate a level 7 interrupt to the system controller. Resident master programs must then poll the local interrupt controller to determine the source of the internal interrupt. An example of an interrupt routine used to service an interrupt originating from a device associated with the local interrupt controller is shown in Appendix A. Interrupt level assignments for the local interrupt controller are as follows (level 0 has the highest priority):

the location of the vector address block. The vector addresses reserved for system interrupts are as follows:

1

Interrupt Level	Vector Address	Vector Usage
0	00H	Monitor
1	08H	ISIS-II
2	10H	Disk Controller
3	18H	3
4	20H	ICE-80 Module
5	28H	
6	30H	ICE Modules
7	38H	Local Interrupt Controller



Reprogramming the 8259's call address interval from eight to four will cause undefined system operation.

The local and system interrupt controllers of the IPB and the system interrupt controller of the IPC cannot be programmed or polled by a non-resident master program (the local interrupt controller of the IPC can be accessed by another bus master). When another bus master assumes control of the bus, both the local and system interrupt controllers maintain any current interrupt request and latch any subsequent interrupt request (when the IPB/IPC regains bus access, any pending interrupt request is serviced). Since all system interrupts can be sensed by another bus master via the Multibus interface, all IPB/IPC local interrupts can also be sensed (any local interrupt causes a level 7 system interrupt).

· • • • • •

Į.

3

Ŧ

Level	Function
0	Serial I/O Channel 0 Input Data Ready
1	Serial I/O Channel 0 Output Data Ready
2	Serial I/O Channel 1 Input Data Ready
3	Serial I/O Channel 1 Output Data Ready
4	1ms Real Time Clock Interrupt
5	PIO Subsystem Interrupt
6	IOC Interrupt
7	Not Used

The system interrupt controller operates in the fullynested mode and is initialized with a call address interval of eight and a base address of 0H to establish

## 2.4 MULTIBUS® PRIORITY LOGIC

To avoid conflicts that may arise when two or more bus masters simultaneously require bus access, the IPB/IPC includes parallel priority resolution logic. This logic accepts individual bus request inputs from up to nine bus masters that may be installed in the backplane (five available slots in the development system chassis and four slots in the expansion chassis) and returns an individual bus priority input to all but the bottom slot of the expansion chassis (the bottom slot has the highest priority and its bus priority input is permanently enabled). The parallel priority logic samples all of the bus request (BREQ) inputs and generates an individual bus priority in (BPRN) output to the highest priority bus master requesting the bus. Following Multibus interface protocol, when the requesting master receives its bus priority in signal, it examines the common bus busy (BUSY) bidirectional line to determine when the bus becomes available and, when the bus is available, activates bus busy to indicate to all other bus masters 7

that the bus is in use. Note that a bus master maintains bus access until it either releases the bus (i.e., the bus master executes a halt instruction) or until a higher-priority bus master requests the bus.

Bus priority within the Intellec development system (including the expansion chassis) is assigned in a bottom-up sequence with the top slot (the IPB/IPC) having the lowest priority and the bottom (tenth) slot having the highest priority. The use of parallel priority logic (rather than serial priority logic) allows the priority of any bus master (except the IPB/IPC) to be readily changed by relocating the board in the backplane and allows "slave" boards (boards that do not request the bus) to be positioned anywhere in the backplane without affecting bus priority. When positioning bus masters in the backplane, boards that have high-speed transfer rates or high data volume functions (e.g., disk controllers) should be placed in the lower (higher priority) slots, and low-speed device controllers should be placed in the higher (lower priority) slots.

#### 2.5 REAL-TIME PROCESSING

Prior discussions in subsection 2.3 describe how an Intellec Series II development system performs its tasks in serial fashion so that the IPB/IPC master program devotes its full attention to the current operation. For I/O devices, this sequential processing approach is more than adequate since the I/O operation appears to the operator to be immediately performed. However, when an Intellec Series II development system is employed in a real-time environment, the techniques used with the I/O devices may or may not suffice. The following paragraphs define the capabilities and limitations of real-time techniques that may be employed by the user.

#### 2.5.2 USE OF SLAVE PROCESSORS

In some cases, the occurrence of an external real-time event requires the immediate initiation of a relatively long program sequence, but does not require immediate interaction with other elements of the system. In such cases, the task may be assigned to a userdesigned slave processor subsystem.

Two examples of slave processor subsystems are the IOC and PIO. The IOC and PIO are functionally limited in that they perform most of their operations only in response to commands from the IPB/IPC (CRT and RAM refresh within the IOC are continuous, but are implemented by special-purpose hardware). User-designed slave processor subsystems can use software that continually interacts with the external interface and can use interrupts to signify when the slave processor requires service from the master processor.

Implementation of a user-designed slave processor subsystem can be accomplished without physical alteration of the Intellec Series II development system. (The slave processor would contain I/O port address decoding logic that monitors the address lines of the Multibus interface; the I/O port addresses employed must be among those not reserved by Intellec Series II development system functions.) The slave processor subsystem is, in some respects, equivalent to a hardware-implemented interrupt service routine in that it allows asynchronism between the control of real-time operations and the timing of IPB/IPC processing. However, the slave processor has the distinct advantage of performing complex operations without the necessity of borrowing time from other IPB/IPC operations. A slave processor tends to increase the bandwidth of the entire system. The services of the slave processor are equally available to the IPB/IPC and any other master processor on the Multibus interface. Note that with any user-designed slave processor, some form of synchronization protocol must be established among all master processors that use the slave processor in order to prevent concurrent access of the slave by more than one master.

#### 2.5.1 USE OF INTERRUPTS

Anyone having prior familiarity with real-time, interrupt-driven systems might be prone to design a master program that makes use of asynchronous interrupt requests in place of the service requests that are currently used by Intel-supplied software. This design would make the system more responsive to real-time events. However, the user-designed program must employ interrupt service routines with execution speeds that do not interfere with normal operation of high-speed I/O devices. Furthermore, drastic program alterations, such as the implementation of concurrent I/O operations, would be illadvised because of the impact that the alteration might have on existing operating systems, I/O drivers, and I/O interface hardware. The alternative methods discussed in the following paragraphs should be seriously considered before attempting extensive use of real-time interrupts.

#### 2.5.3 PARALLEL PROCESSORS

The use of parallel processors substantially increases system bandwidth by permitting two or more master processors to simultaneously execute system level programs.

The 8086 microprocessor is ideal for parallel processor configurations since its architecture directly supports the interfacing of two independent buses (any microprocessor can drive two buses). A typical arrangement within an Intellec Series II development system might use one of the buses to communicate with the IPB/IPC that would be used to control I/O operations. The second bus would then be used to execute master programs residing in unshared RAM or ROM. Both buses could be the Multibus interface or two types of buses could be implemented in much the same way as the IOC processor interfaces with both the Multibus interface and its own IOC bus. The number of possible implementations is limited only by the imagination of the designer.

Major decisions in the design of a parallel processor system are the allocation of tasks to the processors and the establishment of interprocessor communications. These two decision areas are interrelated in that the division of responsibilities between the processors determines the amount of data and status that is exchanged. If large amounts of data must be exchanged, the two processors could use a shared RAM that the user processor accesses via the

Multibus interface. If smaller amounts of data are exchanged, a hardware-implemented data bus buffer (DBB) could be used (refer to IOC description within the Intellec Series II Microcomputer Development System Hardware Reference Manual). In using a DBB, the user processor appears to be a slave processor to the IPB/IPC. Interrupts can be employed, and the status bytes returned by the user processor can redirect IPB/IPC operations and thereby assume control of the system. The use of a DBB is somewhat limited by its low data-transfer rate. The state of the s

- . The preceding information is provided only to outline some of the possible methods of implementing parallel processor configurations, and many details are omitted. Nevertheless, parallel processing can be implemented without modification of Intellec Series II development system hardware or firmware.

and the second 
#### 

· ; ; · and the second at a second s £ 4 and the second 
a the set of the set of 

in the second and the second 

#### 

2

-

and the second of the second \* :\* 1 J. 1 and the stand of t and the table of the second and the second and the set of the teach and the second the second state of the se 13. A Start Control of Start Start Control of Start and the second of the

the set of the set of the set of the  $\mathbf{x} = \left\{ \mathbf{x} \in \mathbf{x} : \mathbf{x} \in \mathbf{x} \in \mathbf{x} \right\} = \left\{ \mathbf{x} \in \mathbf{x}$ 

the state of the s

\* 3 • · · · · °, and the second s 

· · ·

2 e 4 v

\*

· · · · 4 . . ( \* \$ · · · · -

, T • • • • ۰ ۰ <u>،</u> • <u>،</u> .

2-8

t -, . . t.

<sup>÷ ¢</sup> ٠,

<sup>7</sup> 



-

## **CHAPTER 3 SERIAL I/O INTERFACES**

Siehe auce 3. 2-4 1 · · \_ 1 ; 

The two serial I/O channels are the only I/O interfaces of the Intellec Series II development system that can be directly accessed by the IPB/IPC. All logic associated with the serial I/O channels is incorporated on the IPB/IPC or within its associated software and firmware. The connection between the serial I/O channels and the serial device connectors on the rear panel is accomplished by etched traces on the IOC board assembly (the IOC includes a number of alterable jumper links that are used to configure connector signal routing).

The direct path between the IPB/IPC and the serial I/O devices has the advantage that in terms of overall operation, the omission of an intervening slave processor (i.e., the IOC or PIO) can make the system more responsive to serial I/O events. However, if interrupts are masked-off or disabled (normal configuration), the response time of the system to any serial I/O input is still dependent on the frequency at which the IPB/IPC software polls the serial I/O interface. Polling is continually performed since most serial I/O devices (teletypewriters, video terminals and modems) provide input that cannot be anticipated by local programming. The polling rate employed is sufficient to support synchronous communications at rates of up to 64k baud.

· · · · ·

#### **3.1 SOFTWARE ALTERATIONS**

f

Port advesses

The bootstrap/diagnostic program initializes the serial I/O channel hardware during start-up and following system reset. The initialization sequence is simply the transfer of operating parameters to the 8251 universal synchronous/asynchronous receiver transmitters (USARTs) and the 8253 programmable interval timer. Specifically, both the channel 0 and channel 1 USARTs are initialized for asynchronous operation with two stop bits, an 8-bit character length and a baud rate factor of 16X. The 8253 interval timer consists of three separate counters that are used to determine both the baud rate clock frequencies for the USARTs and the real time clock frequency. All three counters are initialized for Mode 3 (square wave) operation with a two-byte count register. The counter register values provided to each counter when the timer is initialized are as follows:

Counter	<sup>1</sup> Function	Counter Value	Counter Frequency
····· 0	Channel 0 Clock	698	1.74 kHz
1	Channel 1 Clock	32	38.4 kHz
2	1 ms Real Time Clock	1229	1 kHz

Note that the channel 0 and channel 1 clock signals are subsequently divided by 16 (baud rate factor 16X) by the USARTs to provide baud rates of 110 and 2400 baud, respectively. A strate state of a life of

...

1. 495 S

The Intel-supplied software associated with the serial I/O channels is part of the system software (ROMresident Monitor and bootstrap/diagnostic programs). ISIS-II has the ability to indirectly initiate data transfers via a serial I/O channel (ISIS uses the facilities of the Monitor to accomplish I/O transfers). With the IPB, all other system software must use Monitor (or ISIS) calls to access the serial I/O channels. With the IPC, the serial I/O channels are defined as system resources and can be directly accessed by another bus master. 

The Monitor can only access a serial I/O channel when the channel is defined as the system console. By default, the integral CRT and keyboard are defined as the console device when the system is initialized, and the I/O ports associated with the serial I/O channels are unused. Note that once the system has been initialized, the Monitor's A (assign) command can be used to assign a device connected to one of the serial I/O ports as the console device. Access to a serial I/O ' channel that is not defined as the system console is possible only through a user-designed I/O driver.

Alteration of the ROM-based bootstrap/diagnostic program to change the baud rate or operating mode is not necessary since the serial I/O channel hardware (the 8251s and the 8253) can be reinitialized by a userdesigned initialization routine that is executed following the bootstrap/diagnostic program. An example of a routine that modifies the I/O channel baud rate is provided in Appendix B of the Intellec Series II Model 22X/23X Installation Manual. For asynchronous I/O devices, the modifiable parameters include character length, the number of stop bits, parity enable/disable and odd/even parity selection as well as baud rate. For synchronous I/O devices, the modifiable parameters include character .. length, parity enable/disable, odd/even parity selection, sync in/out and single/double sync character selection. (Refer to the Intel Peripheral Design Handbook for details on programming the 8251 USART.) Note that when reprogramming the 8251, the mode instruction is recognized only after the 8251 has been reset (external rest or 8251 command instruction with internal reset bit set). Since the command instruction is used to define the states of the serial I/O channel control lines, this instruction is normally output prior

5

٦

#### Serial I/O Interfaces

#### 

to the transfer of serial I/O data. If the internal reset bit is inadvertently set or if a mode instruction does not immediately follow each use of the internal reset bit, the serial I/O channel will be inoperative until it is again initialized.

#### $(x_1, x_2, \dots, x_{n-1}, x_{n-1}, \dots, x_{n-$ **3.2 HARDWARE ALTERATIONS**

Hardware alterations associated with the serial I/O channels are limited to changes of jumpers on the IPB/IPC and the IOC circuit boards. This limitation is imposed not only to maintain functional integrity of the Intel-supplied circuit boards, but also because the circuit board designs are dictated by requirements of the 8251 and 8253 chips.

The 8251 chip has two control lines (RTS and DTR) that are, in reality, program-controlled generalpurpose output signals. Similarly, DSR is a generalpurpose input signal that can be used to signify a variety of conditions at the external device. With appropriate programming, the serial I/O channels are compatible with many types of serial devices and, since the RS-232 interface is used by most data sets, the serial device can be remote from the development system site (i.e., telephone lines can be used). Also, with the possible addition of some external hardware, the serial I/O channels can be compatible with any TWX or TELEX network.

The jumpers on the IOC circuit board are used to interconnect or crossover signals to and from the serial I/O channels on the IPB/IPC to conform to the pin assignments of the I/O device to be interfaced. All of the functions performed by the IOC jumpers can be implemented within the I/O device cabling; the jumpers eliminate the need to rewire the device cable/connector. To determine the jumper positions required for any I/O device, refer to Appendix A of the Intellec Series II Models 22X/23X Installation Manual and match the pin assignments of the I/O device with the rear panel connector (J2 and J3) pin assignments. Note that when interfacing a serial I/O device to the SERIAL CH 2 connector (J3), the transmit and receive data lines may have to be reversed (remove W7 jumpers A-B and C-D and

install W7 jumpers A-C and B-D). Also, if the serial I/O device does not generate CTS (clear to send), remove W1 jumpers A-B and C-D and install a single W1 jumper at A-C to connect the RTS (request to send) output to the CTS input.

The jumpers located on the IPB/IPC circuit board are used to establish the source of the receive and transmit clock signals for both serial I/O channels. The jumpers installed at the factory configure both channels for asynchronous operation by routing the CH0 CLK and CH1 CLK signals from the 8253 programmable interval timer to the receive clock (RXC) and transmit clock (TXC) inputs of the USARTs. For synchronous communications, the jumpers must be repositioned so that the RXC and TXC signals originate from the serial I/O device through the serial I/O connector. Table 3-1 defines the jumper positions for both asynchronous (factory installed) and synchronous communications. and a second second second and a second s

#### 3.3 INTER-SYSTEM


It is sometimes advantageous to couple two Intellec Series II development systems together to allow sharing of system resources or to meet the need for intersystem communications. If the two systems are remote from one another, the use of data sets is necessary. However, if the two systems are in close proximity, a pseudo data set can be implemented in the form of an interconnecting cable. Jumpers within each system are configured so that the clock for synchronous communications is derived from the transmitting system.

Figure 3-1 shows the jumpering and cable wiring necessary for intersystem communications. The dataset simulator cable shown is for serial I/O channel 0 (SERIAL CH 1 connector) of both systems. In this case, the external transmit clock is routed via pin 24 of connector J2. (When current loops are employed, pin 24 is used as a return for the receive data signal RXD RETURN.) The illustrated arrangement can be used for serial I/O channel 1 (SERIAL CH 2 connector), but in this case the jumper for the external TX clock is located on the IOC circuit board. 

Table 3-1. Asynchronous/Synchronous Jumper Configurations

Asynchronous Operation		Synchrono	ous Operation		
Channel 0	Channel 1	Channel 0	Channel 1	Function	
14-15 11-12 7-8*	1-2 4-5 N/A	13-14 10-11 8-9	1-3 <b>5-6</b> A-B**	Transmit Clock Receive Clock External Transmit Clock	

en en service en la section de la service de la section \*TTY Receive Data Return e per ser en la segure de la companya de la company \*\*Install jumper W3 (A-B) on IOC circuit board.




3-3

•

.

----







5

# CHAPTER 4 **IOC I/O INTERFACES**

· , · . . and the second 12, i i

The IOC consists of the hardware and software that are used to establish interfaces between a master processor and both the integral CRT terminal and the integral diskette drive. Modification of the IOC is unnecessary since most IOC functions are integrated with Intel-supplied system software. This chapter provides details of IOC-master processor protocol as a basis for user-designed master programs.

· · · · ·

#### 4.1 IOC/MASTER PROCESSOR **PROTOCOL**

All communications between the IOC and the master processor are accomplished via the data bus buffer (DBB) of the IOC. The DBB is essentially an interbus communications facility that stores one input byte, one output byte, and one byte of DBB status. The DBB status bits indicate the presence of data in the input and output buffers, the busy status of the IOC processor relative to command processing, and the type of byte (command or data) present in the input/output buffer.

When the IOC is not busy processing a previously issued command, it is idle only in the sense that the IOC processor is not concerned with inter-processor communications. During this time, RAM refresh and CRT refresh cycles continually occur. Also, if any keyboard entries are made, the character bytes are saved by the keyboard processor. The master processor must periodically poll the IOC to determine if keyboard entries have occurred and then command the IOC to transfer the keyboard characters to the master via the IOC's DBB. · · · · ·

### 4.2 DATA BUS BUFFER

4

The IPB/IPC (or any other master processor) uses two I/O ports for communications with the IOC. The first of these ports (port C0) is a data port that provides for single byte transfers to or from the IOC. The bytes may contain data to or from a device, status from the IOC or one of its devices, or diagnostic instructions or results from the IOC. The second port (port C1) is a control port that provides for command transfers to the IOC and the return of DBB status. The commands directly control the IOC and identify the type of data, status, or diagnostic information that is to be transferred via the data port. All transfers via the data port require prior master processor issuance of a command to the IOC control port. However, a command does not necessarily result in a data port transfer.

The preceding arrangement allows for the following types of transfers to and from the IOC:

- Direct transfer of DBB status without IOC participation. 8 ~ . 2 4 1 \* \* \*
- Direct control of the IOC by means of commands that do not result in a data transfer.
- Data transfers to or from a device on command. •
- Status transfers from the IOC or a device on command.

The commands used to input keyboard characters are functionally similar to commands used to update the CRT display or to accomplish diskette data transfers in that any command must be completely processed by the IOC before a new command can be issued. However, keyboard entries may occur at any time irrespective of I/O activities initiated by the master. Any program controlling the IOC must allow time for the acceptance of new keyboard entries during the execution of any I/O operation of long duration. The frequency of keyboard input commands must be sufficient to match the keystroke rate of a fast typist; the keyboard processor provides temporary storage for up to eight characters. Keyboard entries must be handled as unscheduled real-time events by the controlling resident or non-resident program.

Diagnostic data transfers from the IOC on command. 

Two important factors are associated with transfers between a master processor and the IOC. The first factor is that most commands cause the transfer of only one byte of data, status, or diagnostic information via the data port. If a block of information (other than diskette data) is to be transferred, a separate command is required for each byte of the block. The diskette data transfer commands (read and write) cause the transfer of a block of data to or from the master processor. The second factor is that the master processor maintains total control of transfers via the data port. The IOC, when responding to a read command, sets the F0 flag while it is executing the command and then sets the output buffer full (OBF) flag to indicate when the requested byte can be read by the master processor. Accordingly, the master processor must repeatedly access the DBB status byte to determine when the input data is ready. Similarly, when the IOC is responding to a write command, it sets the F0 flag while it is executing the command and clears the input buffer full (IBF) flag when it accepts the byte (the master


Intellec<sup>®</sup> Series II

×

#### IOC I/O Interfaces

processor sets the IBF flag when it writes the byte to the input buffer). The DBB status byte must also be accessed prior to issuing any command to ensure that the IOC is ready to accept the command (i.e., IOC busy flag F0 must be tested).

#### The format of the DBB status byte returned during an I/O read of port C1 is as follows:




- OBF Output Buffer Full. The OBF flag is automatically set (to a "1" state) by the IOC processor when the IOC writes a data byte to the output buffer. The OBF flag is automatically cleared (to a "0" state) when the master processor reads the byte from the output buffer.
- IBF Input Buffer Full. The IBF flag is

command or data. The IOC processor also controls this flag to inform the master processor of the contents of the output buffer (if  $C/\overline{D} = 0$ , the output buffer contains the requested data byte; if  $C/\overline{D} = 1$ , the output buffer contains a status byte).

Command bytes transferred to the IOC during an I/O write to port C1 have the following general

format: a second of the the second courses and the second and an analysis to the transmission of the 



ې د. مېرې د د مېخپو د مېرې د د د د مېچونه ول د د د د د مېچو د مېرې د مېچو د مېرې د مېچو د مېچو د د مېچو د د وې . . Command Code is a 5-bit binary value that uniquely identifies each of the commands that may be issued by the master processor.


and a start way of the Request Interrupt is a control bit that informs the IOC that an interrupt is expected at the completion of the operation specified by the command. Commands that make use S. 2010. of the request interrupt bit include all commands that pass data to or from the CRT and the integral diskette. • 

automatically set by the master processor when it writes a data byte to the input buffer. The IBF flag is automatically cleared when the IOC processor reads the byte from the input buffer. .

F0 flag. The F0 flag is set by the IOC processor on receipt of a command from the master processor in order to lockout additional command entry. On completion of the command, the IOC processor clears the F0 flag. The master processor monitors the F0 flag to determine when a command has been accepted (F0 flag set) and when command processing is complete (F0 flag clear). 

C/D Command/Data. The C/D flag reflects the state of the master processor's loworder port address bit to differentiate between the writing of a data byte to port . . . . C0 (C/ $\dot{D}$  = 0) and the writing of a command byte to port C1 (C/D = 1). The IOC processor examines this flag to determine if the byte in the input buffer is a . . .

Data, status and diagnostic bytes transferred via I/O port C0 have no specific format except as required by the associated command. Data bit mnemonics are as follows: and the second . . . . .



**F0** 

• :

. .

4-2

₹.

#### 4.3 IOC COMMANDS

Specific commands are used with the diskette drive, the CRT, and the keyboard. The status byte returned by the individual I/O devices serves to verify proper operation of the device. Other commands are not used by a specific device and are known as system < commands (all diagnostic commands are system commands). A complete listing of the IOC commands is provided in table 4-1.

#### 4.3.1 SYSTEM COMMANDS

Eleven of the commands that may be issued by a master processor to the IOC are used to control or test subsystem functions that are common to all of the IOC devices. These system commands permit program-controlled hardware resetting, provide for the return of device and subsystem status, control enabling and resetting of interrupts, and enable 

diagnostic testing of IOC facilities. The following text describes each of the system commands and defines the format of data bytes that are transferred as a result of command execution.

1.1.1 Command bit 7 has no function within the main system commands (i.e., interrupts cannot be generated by the IOC on execution of a . . system command).

and the second The PACIFY command is a software reset that terminates any pending I/O operation and reinitializes the IOC hardware and software. No data byte transfer is associated with this command. IOC initialization requires a minimum of 100 milli-

seconds, and no subsequent commands should be issued during this period.

The ERESET command is intended for use with an I/O device that requires a hardware error reset to clear an error condition within the device. Since the ang taon an sa tagang an ang panan

Table 4-1. IOC Command Set		•	<b>4</b>
----------------------------	--	---	----------

Туре	Command Code	Mnemonic	Function
	00000	PACIFY	Resets IOC and its devices.
	00001	ERESET	Resets device-generated error (not used by standard devices)
	00010	SYSTAT	Returns subsystem status byte to master.
·	00011	DSTAT	Returns device status byte to master.
	00100	SRQDAK	Enables input of device interrupt acknowledge mask from master.
•	00101	SRQACK	Clears IOC subsystem interrupt request.
	00110	SRQ	Tests ability of IOC to forward an interrupt request to the master.
System	00111	DECHO	Tests ability of IOC to echo data byte sent by master.
	01000	CSMEM	Requests IOC to checksum on-board ROM. Returns pass/fail.
	01001	TRAM	Requests IOC to test on-board RAM. Returns pass/fail.
4 N	01010	SINT	Enables specified device interrupt from IOC.
	01011	<u> </u>	
	thru		Reserved, causes illegal command error.
	01111	_	
0.0.7	10000	CRTC	Requests data byte output to the CRT monitor.
CRT	10001	CRTS	Returns CRT status byte to master.
	10010	KEYC	Requests data byte input from the keyboard.
Keyboard	10011	KSTC	Returns keyboard status byte to master.
	10100		Reserved.
	10101	WPBC	Enables input of first of five bytes that define current diskette operation.
	10110	WPBCC	Enables input of each of four bytes that follow WPBC.
	10111	WDBC	Enables input of diskette write bytes from master. The game of the
	11000	_	Reserved.
Integral	11001	RDBC	Enables output of diskette read bytes to master.
Diskette	11010		Reserved.
	11011	RRSTS	Returns diskette result byte to master.
	11100	RDSTS	Returns diskette device status byte to master.
	11101	-	
	thru		Reserved, causes illegal command error.
	11111	-	


4-3

standard devices of the IOC do not require an error reset signal, the ERESET command is not implemented by IOC firmware.


· · · · · ·

• • •

The SYSTAT command causes the IOC processor to load the system status byte into the output data buffer of the DBB. The IOC processor sets the OBF flag and clears the C/ $\overline{D}$  flag to inform the master processor that system status byte can be read from the data port. The format of the system status byte is as follows:



Illegal Interrupt Mask is set when the interrupt reset mask transferred by a SRQDAK command does not correspond to the interrupt bit set in the device status byte. The illegal interrupt mask bit is cleared when the master processor reads the system status byte from the output buffer. The DSTAT command causes the IOC processor to load the device status byte into the output data buffer of the DBB. The IOC processor sets the OBF flag and clears the C/ $\overline{D}$  flag to inform the master processor that the device status byte can be read from the data port. The format of the device status byte is as follows:



and the second state of th

A Device Interrupt bit is when the operation specified by a command has been completed and interrupts for the device have been enabled (request interrupt bit in the command byte set or device interrupt previously enabled by a SINT command). A device interrupt bit is cleared by a SRQDAK or SRQACK command.

A Device Error bit is set when the specified device fails to respond to a command issued by the master processor. A device error bit is

1 . The 11.

£


- Illegal Data Transfer is set when the master processor loads a data byte into the DBB input buffer without a preceding command. The data byte is not accepted by the IOC. The illegal data transfer bit is cleared when the master processor reads the system status byte from the output port.
- Illegal Command is set when the master processor loads an undefined command code into the DBB input buffer (see table 4-1). The command is not executed by the IOC. The illegal command bit is cleared when the master processor reads the system status byte from the output buffer.
- Device Error is set when a device fails to respond to a command. The master processor must issue a DSTAT command to determine the individual device responsible for the error. The device error bit is cleared by the DSTAT command.

cleared when the master processor reads the device status byte. More detailed error information is provided by the CRTS command (for CRT errors), the KSTC command (for keyboard errors) or the RDSTS command for diskette errors).

14

1

The SRQDAK command is used to clear a device interrupt. The subsequent data byte from the master processor to the input data buffer is as follows:



ъ

E

An Interrupt Reset bit, when set, clears the corresponding interrupt bit in the device status byte (see DSTAT command). Attempting to reset an interrupt bit that is not set causes the illegal interrupt mask bit to be set in the system status byte. Note that the SRQDAK command also clears the hardware interrupt to the IPB/IPC.


Ϊ.

The SRQACK command causes the IOC to reset all of the interrupt bits in the device status byte and the hardware interrupt to the IPB/IPC. A data byte transfer is not associated with the SRQACK command.

· •

The SRQ command causes the IOC to generate a hardware interrupt to the IPB/IPC. The interrupt bits of the device status byte are not affected, and a data byte transfer is not initiated. This diagnostic command allows any master processor to test the IOC interrupt request line when all other local interrupts of the IPB/IPC are reset. The IOC interrupt request causes a level 7 interrupt request on the Multibus interface. The interrupt request is cleared by a SRQACK command.

The DECHO command causes the IOC processor to accept and return (in complemented form) the next data byte input from the master processor. Although the data byte is sent and received via I/O port C0, the path within the IOC includes a software-controlled transfer of the data byte from the DBB input data buffer to the DBB output data buffer. The entire action constitutes a fairly comprehensive test of the master processor-IOC interface. The IOC response to a DECHO command requires approximately two milliseconds. The SINT command causes the IOC processor to accept an interrupt enable byte at the input data buffer of the DBB. The enabling of any interrupt bit also enables the hardware interrupt line (IOC interrupt) to the IPB/IPC. The interrupt enable bits perform a function identical to the request interrupt control bit (bit 7) of a command byte. Note that once an interrupt is enabled, it remains enabled until a subsequent SINT command is issued to clear the interrupt enable bit. The format of the interrupt enable byte is as follows:



An Interrupt Enable bit, when set, enables the interrupt from the corresponding IOC device. The format of the interrupt enable byte is identical to that of the interrupt reset byte of the SRQDAK command. Note that when any of the interrupts are enabled, the IOC interrupt to the IPB/IPC is also enabled.

The CSMEM command causes the IOC processor to checksum the contents of the IOC ROM and thereby perform a confidence test on the IOC firmware. If the checksum test passes, the IOC processor sets the  $C/\bar{D}$  flag to zero and returns a data byte of all zeroes; if the checksum test fails, the IOC processor sets the  $C/\bar{D}$  flag to one and returns a data byte of all ones. Command execution requires approximately 100 milliseconds.

The TRAM command causes the IOC processor to perform read-after-write testing of IOC RAM. If a RAM location is found to be faulty, the test is terminated, and the IOC processor sets the  $C/\overline{D}$  flag to one and returns a data byte of all ones. If the test passes, the IOC processor sets the  $C/\overline{D}$  flag to zero and returns a data byte of all zeros. Faulty locations are not identified. Command execution requires approximately 100 milliseconds.

~ ~

# 4.3.2 CRT COMMANDS

S.

All timing and formatting of the integral CRT display is established by the IOC firmware and the 8275 programmable CRT controller. The presentation of data is accomplished by transferring data from IOC RAM tables to the CRT character generating circuits. Commands from the master processor merely update the data tables. A single type of command is used to write keyboard inputs and to program responses on the CRT. A second CRT-associated command returns CRT status to the master processor.

The CRTC command causes the IOC to use the next data byte appearing at the DBB input data buffer as an input to the CRT display tables located in IOC RAM. The occurrence of the command is totally asynchronous with respect to CRT display raster timing. Furthermore, positioning of characters on the CRT screen is determined solely by a pointer that is maintained by the IOC firmware. Operator keyboard entries can alter the pointer for editing purposes, but the interpretation of the special characters used for this purpose (or any other purpose) is a function of the IOC firmware. The character codes employed are those of the ASCII set.

When operating under ISIS or Monitor, the IPB/IPC polls the DBB to determine when the IOC has accepted the CRT character byte, and interrupts are not employed (the request interrupt bit of the command byte is *not*set). When the request interrupt bit (bit 7) of the CRTC command byte is set (or if CRT interrupts have been previously enabled by a SINT command), the IOC processor will set the CRT interrupt bit in the device status byte when it writes the CRT character byte into IOC RAM and, unless IOC interrupts have been masked out by the master processor, the IOC will interrupt the IPB/IPC. In an interrupt-driven environment, the master processor should clear the CRT interrupt (SRQDAK or SRQACK command) before the next CRT character byte is written.

#### NOTE

Interrupt-driven programs that make use of the IOC interrupt must access the device status byte (DSTAT command) to determine the source of the interrupt.

The CRTS command causes the IOC processor to load the CRT status byte into the output data buffer of the DBB and to clear the CRT device error bit in the device status byte. The CRTS command is normally issued only in response to a CRT error as indicated by the setting of the device error bit in the system status byte and the setting of the CRT error bit in the device status byte. The format of the CRT status byte is as follows: æ

Illegal Data is set when the master processor loads a data byte into the DBB input buffer without a preceding CRTC command. The illegal data bit is cleared when the master processor reads the CRT status byte.


Illegal Status is set when the request interrupt bit (bit 7) of the CRTS command byte is erroneously set by the master processor. (A master processor cannot legally request an interrupt at the completion of a status accessing operation.) The illegal status bit is cleared when the master processor reads the CRT status byte.

#### 4.3.3 KEYBOARD COMMANDS


Two commands are used with the keyboard; one command is used to access keyboard entries, and the other command is used to access keyboard status.

The KEYC command causes the IOC processor to access an ASCII character byte from the keyboard processor and to place this byte in the output data buffer. The KEYC command is the only IOC data transfer command that does not make use of the request interrupt bit in the command byte (to enable keyboard interrupts, the SINT command must be used). The format for the keyboard character bytes is established by the ASCII standard.

The KSTC command causes the IOC to access the keyboard status byte and to place this byte in the output data buffer of the DBB. When operating in the polled mode (interrupts disabled), the master processor first uses the KSTC command to determine when a character has been entered at the keyboard (by testing the data ready bit) and then uses the KEYC command to access the character byte. The KSTC command is also issued in response to a keyboard error (indicated by the setting of the device error bit in the system status byte and the setting of the keyboard device error bit in the device status byte). The format of the keyboard status byte is as follows:



CRT Present is set during initialization and indicates that the IOC is operational (i.e., able to respond to commands from a master processor).



Data Ready is set when a character byte is available from the keyboard processor as a result of keyboard entry.

Keyboard Present is set when the keyboard is connected to the development system. The IPB/IPC examines this bit during initialization to assign the system console device (if the keyboard present bit is set, the keyboard and integral CRT are assigned as the system console; if the keyboard present bit is clear, the device attached to one of the serial I/O channels is assigned as the system console).

- Illegal Status Request is set when the request interrupt bit in the KSTC command byte is set (a master processor cannot legally request an interrupt at the completion of a statusaccess operation) and is cleared when the master processor reads the keyboard status byte.
- Device Timeout is set when a KEYC command is issued when a character byte is not available from the keyboard processor (data ready bit clear). The device timeout bit is cleared when the master processor reads the keyboard status byte.

#### 4.3.4 INTEGRAL DISKETTE COMMANDS

The integral diskette of the Intellec Series II develop-

Most of the control information supplied to the IOC is provided in the form of five bytes that are referred to as the I/O parameter block (IOPB). These bytes specify the diskette operation to be performed and provide formatting information including the number of records (sectors) to be transferred and the track and sector addresses.

The diskette commands are associated with two interfaces; the interface between the IOC and a master processor and the interface between the IOC processor and the diskette. The diskette read and write commands (RDBC and WDBC) transfer data between the master processor and IOC RAM. Conversely, the parameter block write commands (WPBC and WPBCC) load the I/O parameter block into IOC RAM; the contents of the parameter block are used to define and initiate data transfers between IOC RAM and the diskette. The read drive status command (RDSTS), in addition to defining the current status of the drive, indicates incorrect command entry or execution. The read result status command (RRSTS) is used to verify the result of a diskette operation.

Diskette data transfers must be viewed as two separate operations; the transfer of the data block between a master processor and IOC RAM and the transfer of the data block between IOC RAM and the diskette. Data block transfers between IOC RAM and the diskette are automatically initiated when the last byte of the I/O parameter block is written into IOC RAM. Accordingly, in order to write data on the diskette, the data block must first be written into IOC RAM before the parameter block is written. Conversely, in order to read a data block from the diskette, the parameter block must. precede the reading of the data block from IOC RAM. Typical command sequences for diskette read and write operations are outlined in table 4-2.

ment system is a random-access, mass-storage media on which information is formatted to simplify access and to utilize available storage space. Accordingly, a significant amount of control information must be passed to the diskette and its control circuits. Some control information such as sector size may be fixed and can be established during system initialization. Other information, such as the size of a file to be recorded and the availability of storage space, can only be determined immediately prior to recording the file and requires active participation on the part of the master program.

The need to provide for master program control of diskette recording plus the fact that data transfers occur in two directions (diskette read or write) substantially increases the number of commands that must be issued to the IOC. Furthermore, two types of status bytes are returned by the IOC processor; one to indicate the success of IOC/master interactions and the other to indicate the results of IOC/diskette drive interactions. The six commands required to transfer diskette control, data, and status bytes are listed in table 4-1. The WPBC command causes the IOC processor to accept the next data byte at the DBB input data buffer as the first (channel word) byte of a parameter block. The IOC processor writes this data byte into a preassigned location in IOC RAM. The request interrupt bit of the command byte, if set, causes a diskette device interrupt to be generated when the byte is written into RAM. The format and function of the first parameter block byte are discussed following the description of the WPBCC command.

The WPBCC command causes the IOC processor to accept the next data byte at the DBB input data buffer as one of the subsequent I/O parameter block bytes. The IOC processor writes the byte into IOC RAM and, if the request interrupt bit is set in the

**.**``

	: Read Sequence ·
Command	Action
RDSTS	Determine if drive is ready
WPBC	Input IOPB Channel Word byte
WPBCC	Input IOPB Diskette Instruction byte
WPBCC	Input IOPB Sector Count byte
WPBCC	Input IOPB Track Address byte
WPBCC '	Input IOPB Sector Address byte
RDSTS	Determine when operation is complete (polled mode)
RRSTS	Determine if operation was successful
RDBC	Output data block from IOC RAM
•	· · · · · · · · · · · · · · · · · · ·
- *	Write Sequence
Command	Action .
RDSTS	Determine if drive is ready
WDBC	Input data block to IOC RAM
WPBC	Input IOPB Channel Word byte
VVF DC	
WPBCC	Input IOPB Diskette Instruction byte
	Input IOPB Diskette Instruction byte
WPBCC	
WPBCC WPBCC	Input IOPB Sector Count byte
WPBCC WPBCC WPBCC	Input IOPB Sector Count byte Input IOPB Track Address byte

#### Table 4-2. Typical Diskette Read and Write Command Sequences


NOTE:

1. First byte of data block input to IOC from master processor contains sector count that is multiplied by 128 by the IOC to determine the number of bytes to be transferred.

command byte, generates a diskette device interrupt when the byte is written. The data byte being written into IOC RAM is either the second, third, fourth or fifth byte of the I/O parameter block. The byte written and the IOC RAM location selected are determined by the occurrence of the WPBC command and any subsequent WPBCC command. In other words, the WPBC command serves as a reference for the I/O parameter block and the following four WPBCC commands load the four remaining parameter bytes in consecutive RAM locations. Accordingly, the parameter block bytes must be presented in sequence, and any detected error requires reentry of the entire I/O parameter block. The sequence in which I/O parameter block bytes are input is indicated in table 4-2.

#### NOTE

Further details on programming diskette operations are provided in the 8271 Programmable Floppy Disk Controller data sheet. The format of the I/O parameter block Channel Word byte (byte 1) associated with the WPBC command is as follows:




=

The sector sequence bit (bit 6) is only examined when a format track operation is specified in the diskette instruction byte (byte 2) of the I/O parameter block. When the sector sequence bit is set, the "random" sector format is selected, and the diskette controller accesses a format table in IOC RAM to determine the order in which logical sector addresses are assigned when formatting the track. The format table consists of 26 data byte pairs. The first byte of each pair is a sector address ranging from 1 to 26 (01H-1AH); the second byte can contain any value and is required only to maintain compatibility with the Intel twoboard diskette controllers. The format table must be written into IOC RAM (using the WDBC command) prior to initiating the format track operation. The format table itself begins at the same predefined location in IOC RAM that is used to temporarily store diskette data. The first entry in the table is the sector count byte (see WDBC command description) and contains a value of 01H (the IOC processor multiplies the sector count value by 128 to determine the number of consecutive RAM locations to be written by the WDBC command). During the format track operation, the diskette controller writes the first sector address entry from the table into the ID field of physical sector 01 (the first sector following the index mark), the second sector address table entry into physical sector 02, etc., until all 26 sectors have been written. The track address written into the ID field is taken directly from the track address byte (byte 4) of the I/O parameter block. The sector data marks, CRC characters and gaps are supplied by the diskette controller, and the data field of each sector is filled with 128 bytes of 0E5H.

When the sector sequence bit is clear, the "sequential" sector format is selected. The format track operation follows the random sector format description of the previous paragraph with the exception that the sector addresses are assigned in sequential order (i.e., physical sector 01 is assigned logical sector address 01, physical sector 02 is assigned logical sector 02, etc.) by the diskette controller, and a format table is not required.

- Drive Address. Bits 4 and 5 specify the drive address. The integral drive is assigned unit 0, and bits 4 and 5 must both be zero.
- Operation Code. Bits 0, 1 and 2 specify the diskette operation to be performed. Operation code functions are outlined in table 4-3.


The format of the I/O parameter block Sector Count byte (byte 3) is as follows:




The Sector Count byte specifies the number of sec-

tors to be accessed during a diskette read, write or verify operation. The combined value of the sector count and the (starting) sector address (byte 5 of the I/O parameter block) cannot be greater than 26 (1AH). Note that if the sector count value is 0H, one sector is transferred.

The format of the I/O parameter block Diskette Instruction byte (byte 2) is as follows:




The format of the I/O parameter block Track Address byte (byte 4) is as follows:



The Track Address byte specifies the track to be accessed during a subsequent diskette seek, read or write operation. Since a diskette has 77 tracks, legal values range from 00H to 4CH (tracks 0 through 76).

4-9


The format of the I/O parameter block Sector Address byte (byte 5) is as follows:



The Sector Address byte specifies the sector or the first of a series of sectors to be accessed during a subsequent diskette read, write or verify operation. Legal values range from 01H to 1AH (1-26).

The WDBC command causes the IOC processor to read-in a block of data bytes through the DBB input data buffer and to write the data bytes into sequential locations in IOC RAM. The WDBC command is used prior to a write data or format track (random format only) diskette operation to load the data to be written on the diskette into IOC RAM. The first byte transferred by the WDBC command is a count byte that specifies the number of 128-byte blocks to follow (the count byte is not written into RAM; the IOC multiplies the value by 128 to determine the extent of the transfer). Note that while the format table associated with the format track operation only requires 52 byte entries, 128 bytes are transferred by the WDBC command. The request interrupt bit of the WDBC command byte, when set, causes a diskette device interrupt to be generated when the specified number of data bytes have been written into IOC RAM.

The RRSTS command is issued when a diskette device error is indicated in the device status byte and causes the IOC processor to place the diskette controller's result byte in the DBB output data buffer. The diskette device error bit is cleared when the master processor reads the result byte. The individual bits of the result byte are defined as follows:



- Deleted Record is set when an attempt is made to read or verify a deleted sector (a sector that has previously been rewritten with a deleted data mark at the beginning of its data field). If the deleted record bit is set, the data is not transferred or verified.
- CRC Error is set when the CRC character computed for a read data or verify CRC operation does not match the CRC character generated when the sector was written.

The RDBC command causes the IOC processor to place sequential data bytes from IOC RAM into the DBB output data buffer and is issued following a read data diskette operation to allow a master processor to access the data read from the diskette. The number of bytes transferred by a RDBC command is dependent on the number of sectors read during the previous read data operation (specified by byte 3 of the associated I/O parameter block). When the request interrupt bit is set in the RDBC command byte, a diskette device interrupt is generated when the master processor reads-in the last data byte from the DBB output data buffer. Since this error is not detected until the sector is read, the data in IOC RAM must be considered invalid.

Seek Error is set during a read, write or verify operation when the addressed sector cannot be located within one complete revolution or when the track address specified does not match the track address read. If the seek error bit is set, no data is transferred, and a recalibrate operation should be performed to position the drive's read/write head at a known location.

Address Error is set when:

• the track address specified is greater than 76 (4CH).

í.

- a sector address of 00H is specified.
- a sector address greater than 26 (1AH) is specified.
- the sector address and the number of sectors specified is greater than 26 (1AH).

Ope Bit 2	eration Co Bit 1	ode Bit 0	Operation	Function
0	0	0	No Operation	No operation. The diskette controller immediately sets the operation complete status bit in the diskette device status byte when the last I/O parameter block is written.
0	0	1	Seek	Initiates a seek operation to the track address specified in byte 4 of the I/O parameter block and sets the operation complete status bit in the diskette device status byte.
0	1	0	Format Track	Initiates a seek operation to the track address specified in byte 4 of the I/O parameter block. When the complete track has been formatted, the diskette controller sets the operation complete status bit.
0	1	1	Recalibrate	Steps the diskette drive's read/write head out until a track 0 indication is received from the drive. When track 0 is located, the diskette controller sets the operation complete status bit.
1	0	0	Read Data	Initiates a seek operation to the track address specified in byte 4 of the I/O parameter block and begins reading the sector ID fields until the sector addressed in byte 5 of the I/O parameter block is located. When the addressed sector is located, transfer the data contents of the number of sectors specified by byte 3 of the I/O parameter block to IOC RAM. When the transfer is complete, the diskette controller sets the operation complete status bit.
1	0	1	Verify CRC	Identical to the read data operation except that no data is transferred to IOC RAM. If an error is detected (i.e., if the data read does not match the data previously written), the diskette controller sets the CRC error bit in the result status byte. The operation complete status bit is set when the operation is complete (or if an error is detected).
1	1	0	Write Data	Initiates a seek operation to the track address specified in byte 4 of the I/O parameter block and begins reading the sector ID fields until the sector addressed in byte 5 of the I/O parameter block is located. When the addressed sector is located, reads in the data from IOC RAM and serially writes the data into the sector's data field. When the number of sectors specified by byte 3 of the I/O parameter block have been written, the diskette controller sets the operation complete status bit.
1	1	1	Write Deleted Data	Identical to the write data operation except that a deleted data mark is written in place of the data address mark at the beginning of the data field.

Data Overrun/Underrun Error is set when the diskette controller is unable to write a data byte to RAM before it is overwritten or when the requested data byte is not received from RAM in time to be written on the diskette.


Write Protect is set when an attempt is made to format or write to a write-protected diskette. When this bit is set, the operation is prevented, and no data is written on the diskette. Not Ready is set when the diskette drive is not ready to perform a seek, read or write operation (i.e., the door is open or a diskette is not installed).

The RDSTS command causes the IOC processor to place the diskette status byte in the DBB output data buffer. The RDSTS command is used prior to a diskette operation to determine if the drive is ready

F

2

and is used in the polled mode (interrupts disabled) to <sup>-</sup> determine when the operation has been completed. The format of the diskette status byte is as follows:



Ready 0 is set when the diskette is ready to perform a seek, read or write operation (i.e., the diskette is in place and up to speed). Operation Complete is set when the specified operation has been completed or when the operation cannot be completed as a result of an error condition. When this bit is set, the device status byte and/or the controller's result byte should be examined.

- Present is set when the integral diskette drive is physically connected to the IOC circuit board.
- Illegal Data is set when the master processor loads a data byte into the DBB input data buffer without a preceding integral diskette command.
- Illegal Status is set when the request interrupt bit (bit 7) of an RDSTS or RRSTS command is set by a master processor (a master processor cannot request an interrupt at the completion of a status-access operation).

\*

Į

с.,

· · ·

· ·

4-12



# CHAPTER 5 PIO SUBSYSTEM INTERFACES

The Parallel Input Output (PIO) subsystem consists of the hardware and software that are used to establish interfaces between a master processor and the standard parallel-byte peripheral devices of the Intellec Series II development systems. The standard peripherals consist of a line printer, a paper tape punch, a paper tape reader, and an Intel PROM programmer.

The interfaces for the printer and paper tape reader/punch are somewhat specialized, but may be modified to meet the requirements of similar devices. The bidirectional PROM programmer interface is more adaptable and can be modified to meet the parallel communication needs of a wide variety of intellegent devices, subsystems, and systems.

The PIO subsystem is, in several respects, similar to the IOC. The PIO subsystem includes a data bus buffer (DBB) that is functionally identical to the IOC's DBB; the PIO system commands are identical in function to the IOC system commands, and the PIO device commands are comparable to the IOC commands that control the CRT and keyboard. The device interfaces of the two subsystems differ, however, due to the specific requirements of the devices. All PIO functions are implemented within an Intel 8041 PIO processor. The 8041 chip contains the DBB as well as all data and program memory required for peripheral device control. Conversely, the PIO subsystem does not use intelligent hardware in the form of special- purpose programmable chips; all device signal timing and control are established by the PIO. The PIO is more flexible in terms of the special I/O device interfaces that may be implemented.

# 5.1 PIO/MASTER PROCESSOR PROTOCOL

The IPB/IPC (or any other master processor) uses two I/O ports for communications with the PIO processor's data bus buffer. One port (port F8) is a bidirectional data port that provides single byte transfers to or from the PIO processor's data bus buffer. The byte transferred may contain data to or from a device, status from the PIO processor or one of its devices, or diagnostic information from the PIO processor. The other port (port F9) is a control port that is used to transfer commands to the PIO processor or to return DBB status to the master processor. All transfers via the data port must be preceded by the issuance of a command to the PIO's control port, although a command does not necessarily result in a data port transfer.

3. 1

Two facts should be noted regarding transfers between a master processor and the PIO processor. The first fact is that most commands transfer only one byte of data, status or diagnostic information via the data port, and in order to transfer a block of information, a separate command must be issued for each byte of the block (the PROM programmer read and write commands transfer three bytes). The second fact is that the master processor maintains complete control of all transfers via the data bus buffers; the PIO processor can only write to the DBB output data buffer when requested by a master processor.

All communications between the PIO and a master processor are accomplished via the DBB. The DBB is essentially an interbus communications facility that stores one input byte or output byte and one byte of DBB status. The DBB status bits indicate the presence of data in the input and output buffers, the busy status of the PIO processor relative to com-

3

mand execution, and the type of byte (command/ status or data) in the input or output buffer.


#### 

The PIO processor, when responding to a command specifying a read operation, sets the F0 flag while it is executing the command and then sets the output buffer full (OBF) flag to indicate when the requested byte can be read by the master processor. Unless interrupts are employed, the master processor must repeatedly access (poll) the DBB status byte to determine when the requested input data is available. Similarly, when the PIO processor is responding to a command specifying a write operation, it sets the F0 flag while it is executing the command and clears the input buffer full (IBF) flag when it accepts the byte (the master processor sets the IBF flag when it writes the byte to the input buffer). The DBB status byte must also be examined prior to issuing any command to ensure that the PIO processor is ready to accept the command (i.e., PIO busy flag F0 must be tested).

#### **PIO Subsystem Interfaces**


## Intellec<sup>®</sup> Series II

The format of the DBB status byte returned during an I/O read of port F9 is as follows.



- OBF Output Buffer Full. The OBF flag is automatically set (to a "1" state) by the PIO processor when it writes a data byte to the output buffer. The OBF flag is automatically cleared (to a "0" state) when the master processor reads the byte from the output buffer.
- IBF Input Buffer Full. The IBF flag is automatically set by the master processor when it writes a data byte to the input buffer. The IBF flag is automatically cleared when the PIO processor reads the byte from the input buffer.

Command bytes transferred to the PIO processor during an I/O write to port F9 have the following general format:



- Command Code is a 5-bit binary value that uniquely identifies each of the commands that may be issued by the master processor.
- Control Code is a two-bit code that provides additional control of PIO paper tape reader operations.

. . .

Request Interrupt is a control bit that informs the PIO that an interrupt is expected at the completion of the operation specified by the command. Commands that use the request interrupt bit are the paper tape reader, paper tape punch and line printer control commands.

1

۴,

- F0 F0 flag. The F0 flag is set by the PIO processor on receipt of a command from the master processor in order to lock out additional command entry. On completion of the command, the PIO processor clears the F0 flag. The master processor monitors the F0 flag to determine when a command has been accepted (F0 flag set) and when command processing is complete (F0 flag clear).
- C/ $\overline{D}$  Command/Data. The C/ $\overline{D}$  flag reflects the state of the master processor's low-order port address bit to differentiate between the writing of a data byte to port F8 (C/ $\overline{D}$ =0) and the writing of a command byte to port F9 (C/ $\overline{D}$ =1). The PIO processor examines this flag to determine if the byte in the input buffer is a command or data. The PIO processor also controls this flag to inform the master processor of the contents of the output buffer (if C/ $\overline{D}$ =0, the output buffer contains the requested data byte; if C/ $\overline{D}$ =1, the output buffer contains a status byte).

# 5.2 PIO COMMANDS

Specific commands are used to transfer data between the master processor and the peripheral devices associated with the PIO subsystem and to return status bytes from the individual devices. Other commands are not used by any specific device and are defined as system commands. A complete list of the PIO commands is provided in table 5-1.

## 5.2.1 SYSTEM COMMANDS

There are eleven commands available to a master processor that are used to control or test system functions common to the PIO subsystem. These system commands are identical in function to the eleven system commands of the IOC and permit a programcontrolled reset function, return device and subsystem status, control the enabling and disabling of interrupts and permit diagnostic testing of the PIO

:

 Table 5-1.
 PIO Command Set

Comm	and	Mnemonic	Function
Туре	Code		
	00000	PACIFY	Resets PIO and its devices.
	00001	ERESET	Resets device-generated error (not used by standard devices).
	00010	SYSTAT	Returns subsystem status byte to master processor.
	00011	DSTAT	Returns device status byte to master processor.
	00100	SRQDAK	Inputs device interrupt acknowledge mask from master processor.
Custom	00101	SRQACK	Clears PIO subsystem interrupt request.
System	00110	SRQ	Requests PIO to forward an interrupt request to the master processor.
	00111	DECHO	Requests PIO to echo data byte sent by master processor.
	01000	CSMEM	Requests PIO to checksum internal ROM. Returns pass/fail.
	01001	TRAM	Requests PIO to test internal RAM. Returns pass/fail.
	01010	SINT	Enables specified device interrupt from PIO.
	01011	-	
	thru		Reserved, causes illegal command error.
	01111	—	
Reader	10000	RDRC	Moves tape one frame forward/reverse or returns paper tape reader data byte.
neauei	10001	RSTC	Returns paper tape reader status byte.
Punch	10010	PUNC	Transfers data byte to paper tape punch.
FUICI	10011	PSTC	Returns paper tape punch status byte.
	10100	LPTC	Transfers data byte to printer.
Drintor	10101	LSTC	Returns printer status byte.
Printer	10110	WPPC	Transfers two address/control bytes and one write data byte to PROI
			programmer.
	10111	RPPC	Transfers two address/control bytes to PROM programmer and one read dat
			byte from PROM programmer.
	' 11000	RPSTC	Transfers two PROM programmer status bytes to master.
PROM	11001	RDPDC	Transfers read data byte from PROM programmer.
Programmer	11010	-	·* 1-
	thru		Reserved, causes illegal command error.
1	11111	-	

facilities. The following text describes each of the system commands and defines the format of the data cessor that the system status byte can be read from bytes transferred as a result of command execution.

and clears the C/ $\overline{D}$  flag to inform the master prothe data port. The format of the system status byte is as follows:


## NOTE

Bit 7 of the command byte is not used in system commands (i.e., an interrupt cannot be generated by the PIO on completion of a system command).

The PACIFY command is a software reset that terminates any pending I/O opertion and reinitializes the PIO hardware and software. There is no data byte transfer associated with the PACIFY command, and a minimum of 100 milliseconds is required to complete the initialization sequence.

The ERESET command is intended for use with a peripheral device that requires a hardware error reset to clear an error condition within the device. Since the standard devices of the PIO do not require an error reset signal, the ERESET command is not implemented by PIO firmware.


The SYSTAT command causes the PIO processor to load the system status byte into the output data buffer of the DBB. The PIO processor sets that OBF flag




Illegal Interrupt Mask is set when the interrupt reset mask transferred by a SRQDAK command does not correspond to the interrupt bit set in the device status byte. The illegal interrupt mask bit is cleared when the master processor reads the system status byte from the DBB output buffer.

- Illegal Data Transfer is set when a master processor loads a data byte into the DBB input buffer without a preceding command. The byte is not accepted by the PIO. The illegal data transfer bit is cleared when the master processor reads the system status byte from the DBB output buffer.
- Illegal Command is set when a master processor loads an undefined command code into the DBB input buffer (see table 5-1). The command byte loaded is not executed by the PIO. The illegal command bit is cleared when the master processor reads the system status byte.
- Device Error is set when a device fails to respond to a command. The master processor must issue a DSTAT command to determine the individual device responsible for the error and to clear the device error bit from the system status byte.

The DSTAT command causes the PIO processor to load the device status byte into the DBB output data buffer. The PIO processor sets the OBF flag and clears the C/ $\overline{D}$  flag to inform the master processor that the device status byte can be read from the data port. The format of the device status byte is as follows:



The SRQDAK command is used to clear a device interrupt. The subsequent data byte from the master processor to the DBB input data buffer is as follows:



An Interrupt Reset bit, when set, clears the corresponding device interrupt bit in the device status byte (see DSTAT command description). Attempting to reset an interrupt bit that is not set causes the illegal interrupt mask bit to be set in the system status byte. Note that the SRQDAK command also clears he PIO hardware interrupt signal to the IPB/IPC.

The SRQACK command causes the PIO processor to reset all of the device interrupt bits in the device status byte and the PIO hardware interrupt signal to the IPB/IPC. A data byte transfer is not associated with the SRQACK command.

- \*\* \*2

• \*

2

\$

2

A Device Interrupt bit is set when the operation specified by a command that has its request interrupt bit set has been completed. The device interrupt bit is cleared by a subsequent SRQDAK or SRQACK command.

A Device Error bit is set when the specified device is

unable to comply with a command issued by the master processor. A device error bit is cleared when the master processor reads the device status byte. More detailed error information is provided by the individual device status bytes (see RSTC, PSTC and LSTC command descriptions). The SRQ command causes the PIO to generate a hardware interrupt to the IPB/IPC. The device interrupt bits of the device status byte are not affected and a data byte transfer is not initiated. This diagnostic command allows a master processor to test the PIO hardware interrupt signal when all other local interrupts of the IPB/IPC are reset. The PIO interrupt signal causes a level 7 interrupt request on the Multibus interface. The interrupt signal is cleared by a subsequent SRQACK command.

and the second 
The DECHO command causes the PIO processor to accept and return (in complemented form) the next data byte input from the master processor. Although the data byte is sent and received via I/O port F8, the internal path within the PIO processor includes a software-controlled transfer of the data byte from the DBB input data buffer to the DBB output data buffer. The DECHO command represents a fairly comprehensive test of the master processor-PIO interface. The PIO response to a DECHO command requires approximately two milliseconds. -

The CSMEM command causes the PIO processor to checksum the contents of the PIO internal ROM and thereby perform a confidence test of the PIO firmware. If the checksum test passes, the PIO processor clears the C/ $\overline{D}$  flag to zero and returns a data byte of all zeroes; if the checksum test fails, the PIO processor sets the C/ $\overline{D}$  flag to one and returns a data byte of all ones. Command execution requires approximately 100 milliseconds.

The TRAM command causes the PIO processor to perform read-after-write testing of PIO internal RAM. If a RAM location cannot be successfully written and read-back, the test is immediately terminated, and the PIO processor sets the C/ $\overline{D}$  flag to one and returns a data byte of all ones. If the test passes, the PIO processor clears the C/ $\overline{D}$  flag to zero and returns a data byte of all zeroes. Command execution requires approximately 100 milliseconds.


The SINT command causes the PIO processor to accept an interrupt enable byte at the DBB input data buffer. A bit set within the byte enables the corresponding device interrupt and also enables the PIO hardware interrupt signal to the IPB/IPC. The interrupt enable bits perform a function identical to the interrupt request bit of a command byte. Note that once a device interrupt is enabled, it remains enabled until a subsequent SINT command is issued to reset the interrupt enable bit. The format of the interrupt enable byte is as follows:

# 5.2.2 PAPER TAPE READER COMMANDS

The standard 200 character/second paper tape reader is pulsed to move one frame forward (to the right) or reverse (to the left). Two control signals are used by the reader: DR (drive right) and DL (drive left). The paper tape reader supplies two device status signals: DATA READY and SYSTEMS READY. The DATA READY signal indicates that tape movement has been completed and that a valid data byte is being presented to the PIO. The SYSTEMS READY signal indicates that the reader is connected to the PIO and that power is applied to the reader.

Commands to the PIO include the RDRC reader control command and the RSTC reader status command. The reader control command is able to either move the tape one frame or to enable PIO acceptance of the data byte (concurrent tape movement and data reading is not implemented). If the PIO detects an error condition during a read operation, the reader status byte is returned in place of the data byte. The PIO informs the master processor that a status byte is being presented by setting the command/data bit of the DBB status byte, and the operation is comparable to the PIO's execution of the RSTC reader status command.


The RDRC command uses bits 5 and 6 of the command byte to define the direction of tape movement, and either to select tape movement or to enable data byte reading. Note that if data byte reading is specified, the tape direction bit (bit 5) has no significance. The combinations of bits 5 and 6 are as



An Interrupt Enable bit, when set, enables the interrupt from the corresponding device. The format of the interrupt enable byte is identical to the interrupt reset byte of the SRQDAK command. Note that when any of the individual interrupt enable bits is set, the PIO interrupt line to the IPB/IPC is also enabled. follows:

E	Bit	, , , ,
6	5	. Operation
0	0	Read data byte
0	1	Read data byte
1	0	Move tape forward one frame
1	1	Move tape reverse one frame

When the request interrupt bit (bit 7) of the command byte is set, a PIO interrupt is generated at the completion of command processing and the paper tape reader device interrupt bit is set in the device status byte. When the RDRC command specifies tape movement (bit 6 of the command byte set), the interrupt is generated following tape movement (when the paper tape reader generates DATA READY). When the command specifies a data byte read operation, the interrupt is generated when the PIO processor places the requested data byte in the DBB output data buffer. Note that if an error is detected during command execution, the interrupt is generated when the PIO processor places the reader status byte in the DBB output data buffer. The RSTC command causes the PIO processor to place the reader status byte in the DBB output data buffer and to clear the paper tape reader device error bit in the device status byte. The format of the reader status byte is as follows:



Data Ready is set when the paper tape reader has a character in its output buffer and is cleared when the PIO processor executes an RDRC command to access the character byte. When operating in the polled mode (interrupts disabled), a master processor tests the data ready bit following a tape movement command to determine when the character can be accessed by a subsequent RDRC read data byte command. •

-

## **5.2.3 PAPER TAPE PUNCH COMMANDS**

The standard 75 character/second paper tape punch responds to a single control signal (PUNCH COM-MAND) that causes the punch to perforate a character on the tape and to advance the tape to the next frame position. The PUNCH COMMAND signal is generated by the PIO following receipt of a PUNC command from a master processor. The associated paper tape punch data byte is placed on the data output lines to the paper tape punch prior to the generation of the PUNCH COMMAND signal to the paper tape punch. Status regarding paper tape punch operations is supplied by the PIO processor to the master processor on receipt of a PSTC command. Status lines from the paper tape punch consist of PUNCH READY (operation complete) and SYSTEMS READY.


#### NOTE

The INPUT MODE SELECT and OUTPUT MODE SELECT control lines of the standard paper tape punch are disabled (grounded) at the interface connector on the chassis rear panel, and the DIRECTION control line is connected to +5 volts to only enable forward tape motion.

The PUNC command causes the PIO processor to accept the subsequent data byte at the DBB input data buffer as the character byte to be punched on the paper tape. The PIO processor delays the generation of the PUNCH COMMAND/ control signal until the character byte has stabilized on the output data lines to the paper tape punch. If the request interrupt bit of the PUNC command byte is set, the PIO processor sets the paper tape reader device interrupt bit in the device status byte and generates a PIO interrupt to the IPB/IPC when the paper tape reader returns a PUNCH READY status indication.

- Systems Ready is set when both primary power is applied to the paper tape reader and the reader is connected to its corresponding connector on the rear panel of the development system.
- Illegal Status Request is set when the request interrupt bit is set in the RSTC command byte (a master processor cannot legally request an interrupt at the completion of a status access operation). The illegal status request bit is cleared when the master processor reads the paper tape reader status byte from the DBB output data buffer.
- Reader Timeout is set if the paper tape reader is not connected or has remained in a not ready condition (data ready=0) for more than 260 milliseconds following a tape movement command. The timer is reinitialized with every RDRC command.

The PSTC command causes the PIO processor to place the paper tape punch status byte in the DBB output data buffer and to clear the paper tape punch device error bit of the device status byte. The format of the paper tape punch status byte is as follows:



7

Punch Ready is set when the paper tape punch is ready to receive a new punch command (i.e., after a character is punched and the tape is advanced one frame). When operating in the polled mode (interrupts disabled), a master processor tests the punch ready bit following a PUNC command to determine when the operation has been completed and the next character can be punched.

- Systems Ready is set when both primary power is applied to the paper tape punch and the punch is connected to its corresponding connector on the development system's rear panel.
- Illegal Command is set when a PUNC command is followed by a subsequent command byte  $(C/\overline{D}=1)$ . When this bit is set, the PUNC command is not executed (a character is not punched). The illegal command bit is cleared when the master processor reads the paper tape punch status byte from the DBB output data buffer.
- Illegal Status Request is set when the request interrupt bit is set in the PSTC command byte (a master processor cannot legally request an interrupt at the completion of a status access operation). The illegal status request bit is cleared when the master processor reads the paper tape punch status byte from the DBB output data buffer.

The line printer returns three status signals to the PIO processor: SELECT, BUSY and ACKNOWL-EDGE. The SELECT signal is active when the line printer is placed on-line, and the BUSY signal is active during a print cycle. The ACKNOWLEDGE signal, when active, indicates that a character or control code has been accepted. The duration of the ACKNOWLEDGE signal returned by the standard printer is too short to be detected by the PIO processor; the PIO processor assumes that all character and control codes are accepted.

The LPTC command causes the PIO processor to accept the subsequent data byte at the DBB input data buffer as an ASCII character or control code to the line printer. The PIO processor delays the generation of the data strobe pulse (LPT DATA STROBE/) to the line printer until the ASCII code byte has stabilized on the output data lines to the printer. If the request interrupt bit (bit 7) of the LPTC command byte is set, the PIO processor sets the printer device interrupt bit in the device status byte and generates a PIO interrupt to the IPB/IPC when the associated character line is printed (i.e., when BUSY returns to an inactive level).

The LSTC command causes the PIO processor to place the printer status byte in the DBB output data buffer and to clear the printer device error bit in the device status byte. The format of the printer status byte is as follows:


MSB

LSB

Punch Timeout is set if the paper tape punch is not connected or has remained in a not ready condition (punch ready=0) for more than 260 milliseconds following a PUNC command. The timer is reinitialized with every PUNC command.

# **5.2.4 PRINTER COMMANDS**

Two PIO commands are used to control the standard 60 character per second dot matrix printer. One command transfers ASCII character and control codes from a master processor to the line printer (both character and control codes are output to the printer as parallel bytes), and the other command returns the printer status byte to the master processor. The PIO processor uses a single control line (LPT DATA STROBE/) to transfer both control and character codes to the printer. The ASCII characters transferred are stored in the printer's input character buffer until either 80 characters have been received or a carriage return or line feed control code is encountered to terminate the line. When a character line is complete, the printer initiates its print cycle.



Printer Ready is set whenever the printer is on-line and is not performing a print cycle (i.e., when BUSY is inactive). Since a character or control code is not accepted during a print cycle, the printer ready bit is examined prior to every LPTC command.

Printer Present is set when the printer is connected, powered-on and has been placed off-line, the printer present bit remains active.

• }

- Printer Selected is set when the printer is placed on-line (i.e., when SELECT is active) and remains set until the printer is placed offline.
- Illegal Command is set when a LPTC command is followed by a subsequent command byte  $(C/\overline{D}=1)$ . When the illegal command bit is set, the LPTC command is not executed (a data strobe pulse is not generated). The illegal command bit is cleared when the master processor reads the printer status byte from the DBB output data buffer.
- Illegal Status Request is set when the request interrupt bit is set in the LSTC command byte (a master processor cannot legally request an interrupt at the completion of a status access operation). The illegal status request bit is cleared when the master processor reads the printer status byte from the DBB output data buffer.
- Printer Timeout is set when the printer fails to complete a print cycle within 3.5 seconds. The cycle timer is reinitialized at the beginning of every print cycle when BUSY goes active.
- 5.2.5 PROM PROGRAMMER COMMANDS


Ξ.

74

The WPPC command causes the PIO to transfer three bytes in sequence from the DBB input data buffer to the PROM programmer interface write data lines (PWD0-PWD7). Concurrently, the PIO processor sequentially activates control lines PPWC2, PPWC1, and PPWC0 in order to synchronize acceptance of the three bytes by the PROM programmer. The PROM programmer responds to each control signal by generating PPACK (PROM Programmer Acknowledge) to acknowledge acceptance of the associated byte. PPACK, since it cannot be detected at the PIO processor's data port due to its short duration, is additionally coupled to the TEST 1 input where it is tested using the appropriate branch instruction.

The three bytes transferred to the PROM programmer by the WPPC command are described in the following text in the order of their occurrence.


The first of the three write bytes is clocked by PPWC2 and is known as the low address byte. The format of the low address byte is as follows:



The following information pertains to the PROM programmer interface of the Intellec Series II development system. The text provides details on each of the commands and describes the functions of bits within the currently implemented data and status bytes. The PIO processor does not examine the contents of any PROM programmer data byte.

One factor common to all PROM programmer commands is that the PIO processor initiates a three millisecond timeout each time a command is received. For the WPPC write command, the timeout error simply causes a PROM programmer timeout bit to be set in the device status byte. However, for the RPPC and RDPDC read commands and the RPSTC status command, a special action is taken since it is assumed that a valid data or status byte could not be accessed from the PROM programmer. This special action consists of setting the  $C/\overline{D}$  flag of the DBB status byte and loading an all ones byte (FFH) into the DBB output data buffer. The master program recognizes this DBB response as an indication that the PROM programmer was unable to provide the requested data or status byte.

The second of three write bytes is clocked by PPWC1 and is known as the high address byte. The format of the high address byte is as follows:



¢

.7

High-Order PROM Address is defined by the control bit (bit 7) of the high address byte. When the control bit is clear, the four low-order bits of the byte contain PROM address bits A8 through A11 (4k address range). When the control bit is set, the four low-order bits contain PROM address bits A12 through A15 (64k maximum address range).

- Nibble Select is only applicable when programming 4-bit PROMs. When the nibble select bit is set, the four data bits to be programmed are contained in the high-order four bits of the data byte (D7-D4), and when clear, the four data bits are contained in the loworder four bits of the data byte (D3-D0). The nibble select bit is ignored when programming 8-bit PROMs. When reading a 4-bit PROM, the data is always returned in the four low-order bits of the data byte.
- Socket Select, when set, specifies PROM programming operations on the PROM device installed in Socket 1 and, when clear, specifies PROM programming operations on the PROM device in Socket 2.
- Start Read is only applicable during PROM programmer read operations (see RPPC and RDPDC read command descriptions).
- Control Bit defines the four address bits of the high address byte. When set, the high-order PROM address bits correspond to address bits A12 through A15 and when clear, the

generates PPRC0 in place of PPWC0 to cause the PROM programmer to transfer the data contents of the addressed PROM location to the PIO processor's input data port. The PROM programmer signals the PIO processor when the data byte is available (PPACK), and the PIO processor sets the OBF flag in the DBB status byte when it transfers the byte to the DBB output data buffer for access by the master processor.

If the start read bit of the high address byte is set, the "read polling mode" is selected, and the PROM programmer initiates the read operation when the high address byte is received (i.e., on receipt of PPWC1). Note that in the read polling mode, the low address byte must precede the high address byte. The master processor monitors the Busy bit in the operation status byte (using the RPSTC command) to determine when the PROM programmer has accessed the addressed data byte. When the byte has been accessed (when the Busy bit clears), the master processor must issue an RDPDC command to access the data byte. Note that if the data byte returned by an RPPC or RDPDC command is invalid, the PIO processor sets the command/data flag (C/D=1) and returns a data byte of all ones.

The RDPDC command is only valid when a prior RPPC command specifies read polling mode operation (start read bit set in the high address byte). The RDPDC command, as previously explained, is issued by the master processor when it determines that the PROM programmer has accessed the data byte addressed by the RPPC command. In response to the RDPDC command, the PIO processor generates PPRC0 to enable the byte onto the PROM programmer's read data lines (the byte is accepted on receipt of PPACK from the PROM programmer) and then transfers the byte from its input data port to the DBB output data buffer for access by the master processor.

high-order PROM address bits correspond to address bits A8 through A11. Note that since the PIO firmware only issues one high address byte with any read or write command, when address bits A12 through A15 are required (e.g., when programming a 2764 EPROM), the master processor must perform a "dummy read" (with the control bit set) to load address bits A12 through A15 prior to programming (or reading) the PROM.

The third of the three write bytes is clocked by PPWC0 and is the data byte to be written into the PROM address specified by the low and high address bytes.


1 ..

The RPPC command is used to read the contents of a PROM that has been previously programmed. The action of the PIO processor in response to an RPPC command is similar to that of the WPPC command in that the low and high address bytes are transferred to the PROM programmer by sequential generation of PPWC2 and PPWC1. If the start read bit of the high address byte is clear, the PIO processor The **PPSTC** command causes the **PIO** pro

The RPSTC command causes the PIO processor to transfer two status bytes to the master processor. On receipt of the RPSTC command, the PIO processor generates PPRC1 to access the operation status byte from the PROM programmer. The accessing of the operation status byte is simplified in that this byte is continuously applied to the read data lines (PRD0-PRD7) except when the PROM programmer receives a read data command. On receipt of PPACK from the PROM programmer, the PIO processor transfers the operation status byte to the DBB output data buffer and then monitors the DBB output buffer full (OBF) flag to determine when the master processor accepts the status byte. When the byte is accepted (when the OBF flag is cleared), the PIO processor places the PROM programmer device status byte in the DBB output data buffer and again sets the OBF flag.

-


The format of the PROM programmer operation status byte is as follows:



- Busy is set while the PROM programmer is performing any operation specified by a data read or write command. Note that the remaining status bits are only valid when the PROM programmer is not busy (i.e., when the busy bit is clear).
- Operation Complete is set at the completion of any data read or write operation.
- Failed to Program PROM is set when the PROM programmer is unable to successfully program the PROM.
- Programming Error is set when an attempt is made to reprogram a fused location (e.g., attempting to reprogram a bipolar PROM).

**PROM** Programmer Timeout is a personality module-dependent status bit (e.g., the UPP-848 personality module sets this bit if the 8748 device is incorrectly oriented in the socket).

The format of the PROM programmer device status byte is as follows:



Ready is set when the PIO processor completes execution of a command.

PROM Programmer Present is set when the PROM programmer is connected to its corresponding rear panel connector and primary power is applied to the PROM programmer.

Illegal Command Request is set when the master processor issues a new command and the

- Address Error is set when an attempt is made to program or read a non-existent PROM location.
- Hardware Failure is set when a hardware fault is detected (e.g., programming voltage not present, PROM incorrectly programmed).
- Board Sense Error is set when a personality module is not installed for the socket specified.

- previous command has not been completed. د ۲
- **PROM** Programmer Timeout is set if the PROM Programmer is not present or primary power is not enabled, or if command execution is not completed within three milliseconds (i.e., the ready bit remains clear for more than three milliseconds).



5

DEVICE ERRUPTS 10 N EXAMPLE OF AN INTERRUPT ROUTINE TO BE USED Servicing interrupts originating from the devices ocal interrupt controller (10C,P10,USART1,USART2 ETC) ocessor. WPLE IS FOR A KEYBOARD INTERRUPT FROM THE SERIES II The Lines of Code Which do not change from device Asterik(+). The Lines Which Change based on the Ith A double Asterik(++). COMMNAND STARTED FROM LOCATION BIBBH ENABLES KEYBBARD INTU BOARD CHARACTER TO THE CONSOLE DURING THE SERVICU By Returning to the executing routine Which Loop on A Halt Instruction. SYSTEM INTERR**UPTS G.7** Ioc interrupt -: CONNAND --LOCAL INTERRUPT CONTROL PORT B Local interrupt control/data port system interrupt control port b system interrupt control/data port ۰ ۲۰ 8239 13 Y ... + -INTERRUPT ACKHOULEDGE COMMAND System Interrupt Enable/disable • SERVICING: Local 8259 (must be done) Character From Joc Keyboard Uledge interrupt to Ioc Locic Uledge interrupt (E0I) to System/Local • END OF INTERUPT • rstem 8**259** Al 8259 , , **.** · \* ·. 2-÷. \* 3¥ NTROLLER INTERFACE CONSTANTS PS ARE PERFORMED Ation: K interrupt level B,7 of SY: K interrupt level 6 of Locai E keyboard interrupt of Ioc ENABLING ENABLING . · . • ٠ MASK FOR Mask for - m. 5°. 161 1 ζ, CONSTANTS - - - **n** n -- --STAATS 2



# **APPENDIX** A **INTERRUPT ROUTINE EXAMPLE**

318-11 SE81/960	s macro assend	OLER, V2.8	*
LOC 084	858	SOURCE S	STATENENT
		NAME	KEYINT
	- M M	() ()	
		SI PR	RAM IS
·	 17 4		LING AND
	• ••	ы С С С С С	RIES II PRO
۰ ۲	യ ര	د د	43 L 2 - L - C
		L D E D	UTFIC EX B 08 23B
•			T T
		2 1 2	NNOHS S
		THE FOL	HING STE
		     	INITIALIZ
		÷	
			) ENABL
ر مع الا -			TERRUPT > POLL
,		* -	ι α
			) ACKNO
· . · . · ·		•	) ACKNU
		œ	TINE UHEN
		AND ECH	OS THE
			FOLLOWED CASE IS A
		8259 IN	TERRUPT CON
• • • •	~ ~		-
	4		
	2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C 2 C		
			BFDH
•	~	I	
<b>6826</b>		EQU	828H ***
<b>60</b>	50	EQU	
	5 7 7	SYSTEM	INTERRUPT C
- (			:
<b>327</b> 5 2665		EeU EeU	875H 885H
1		) ;	:
	4 E	IOC INT	ERFACE * COM
68		EGU	8 8 4 H
<b>V B B B</b>	52 81NT	EQU	
		,	
, 1 ,1, ,1,	، مر به		~~ ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
•			<u>.</u>
		<b>،</b>	

1

1

;

.

ł

,

. .

# Interrupt Routine Example

- --

> ٦ .

,

. .

ъ , ..... •

Intellec<sup>®</sup> Series II

 $\xi \neq 1$ ۰ ۱

.

そう ひかみ ち • 3 . · • · • · • • **...** × 1 . A 8812 A 8850 INPUT HIGHEST PRIORITY INTERRUPT AND
DISCARD IF DESIRED
LOAD IOC KEYBOARD COMMAND
INPUT KEYBOARD DATA
INPUT KEYBOARD DATA
INPUT KEYBOARD DATA
LUF FOR DUTPUT TO COMSOLE ROUTIME
LOAD IOC INTERRUPT ACKNOULEDGE COMMAND
LOAD IOC INTERRUPT ACKNOULEDGE CONMAND
LOAD KEYBOARD ACKNOULEDGE CONSTANT
OUTPUT ACKNOULEDGE CONSTANT
OUTPUT EOI TO LOCAL/SYSTEM INTERRUPT CONTROLLERS KEYD SICP1 • 5 888F 88FC OUTPUT POLL COMMAND TO LOCAL 8259 **a a** I O C I M S I C P B LOAD SYSTEM INTERRUPT COMMAND
 LOAD KEYBOARD ENABLE CONSTANT
 DUTPUT TO IOC LOGIC OUTPUT SYSTEM INTERRUPT MASK . . OUTPUT LOCAL INTERRUPT MASK • F 8 4 4 8 8 8 4 CONSOLE OUT ENTRY POINT 10C OUTPUT DRIVER 10C INPUT DRIVER • J KEYBOARD DATA COMMAND J Keyboard Mask ĩ •• ENABLE INTERRUPTS •• **a a** . I OC D **R2** 0 C N ٠ عد - <u>-</u> : IOCDR1 A F821 LOOP A BIBF -\* ۲ E CONSTANTS ۲ . . ۲ --------- --•.... 1

53     X KKV     Kakv       54     Km SK     Km SK       55     X M SK     Km SK       55     Now     Now       56     Now     Now       57     Now     Now       58     Now     Now       58     Now     Now       58     Now     Now       59     Now     Now       59     Now     Now       50     Now     Now       50     Now     Now       50	3       KEYD         4       KmSK         4       KmSK         5       KmSK         5       KmSK         5       KmSK         5       KmSK         5       KmSK         5       KmSK         6       KmSK         6       MONI         7       MONI         6       MONI         7       MONI         8       MONI <td< th=""></td<>
A C C C C C C C C C C C C C C C C C C C	55       55 <td< td=""></td<>
	0       0
	Mumber 30 T06 AD Mumber 300 T06 Mumber 300 T06 Mumber 300 T07       Mumber 300 T08 Mumber 300 Mumber 3
	医支息 心口下心会压迫的 医多足子心压的 分子 网络一种 人名 化化 化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化化

A-2

4

4

?. 4.

₩, -

٠·

# TCIF1: IDRVR.LST

nest 9 port 50 70 q port port σ <u>ت</u> م م i something for the ready im DBB D C 001 tus command to the 10C control control 0 8 B đ E rod su 086 10 0 0 £ 100 pe , 0 the Plu c 1 Ð tat Ū. is cal 20 . 17 Aast יב גב Ð ooint Pexample is full t. t dev cont Commend Commend ់ ៨ ឯ t D B B Э ٤ put commans from the s 5 this driver to changed. . הר 0 5 5 0 l slave is re device from l vice ready? t re is busy buffer is buffer is 57 tatus flags м love proces it is idle evice statu Command to Block all interrupts 10 17 10 17 10 1outp ndu ndu outpi outp aterrupts cerrupts a ÷ **C**0 COMMUND <device status
<device output
data input fro</pre> the IOC s status Ø **н** Ų. Э. device ۲ ۱ ٤. slove ٤ 87 C. Disable interru Enable interru Control port I/O Controller I/O Controller I/O Controller I/O Controller Slave input bu Slave input bu IJ <del>ب</del> ۔ Disable interr Enable interr Control port 1/0 Controller 1/0 Controller 1/0 Controller 1/0 Controller Slave in slave Slave in put bu Slavice redu P t ≮ ₽ đ Э Ü...> 510 2 O N **s** ١¢. ut the trbitrary Branch to until t n • until 4 0 8 B 088 r to unti œ ar to s are r 0 unt t h# +0+ æ たちゃ 5 Outpi 4 Loop л р и к с и к с 000 I npu Test Г 00 р Г 00 р О ц t р PAGE e PIO is simil ort assignment > Ŵ ~ L 0 0 t h 0 0 9 0 9 1) 1) ወ ۲ a a the t P th ~ ~ • ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ ~ -- --... ~ ~ • • -- --8 085 **08F 0**87 3 r - ver HODULE **C** contain đ ш ۵. 90 a a 90 XAMPL cont f an nput i ste U ٠. **t**. 8 181 L. ال... t n \*\*\* с<sub>ян</sub>, • Q. an example of a following in D-register E-register iting from thi in the A-regi Ξ **Jeed** ليا A, DISA CPUC STATEHEN 4 8 8 6 H S t ar t 10CS F0 0R L00P1 A, D 10CC 0 0 C S 0 0 0 R 0 C C C S to 17 DRIVER t driver that the exiting fr - L O J - O  $\mapsto$  L  $\square$   $\square$   $\square$   $\square$ 49 ¥2 SOURCE INPUT . URG JMP is ¢ the 1 7 N 0 U T ASSEMBLER, àn input except th **\$** BASIC Upon u i l l This Lith 0 P 1 : \*----, LOOP3 L00P2 ÷Σ Φ 1 Ę . •~ •• •• ~ ..... 878885 HACRO SEQ جر • 5 53 DBC1 E687 C28748 7A D3C1 + 0801 E687 622145 78 0301 • + C330-3E 60 03 F F DBC1 FE687 C2681 C261 C881 C881 7 • 80 60 ۰. -4886 4888 1-515 • • 4883 4885 LOC • 44444 . **|---|** 

-

,

ديد 3

فيد



# APPENDIX B **BASIC INPUT DRIVER EXAMPLE**

£. ≢

0 4

PR IN OBJECT( IF1 IDRVR.08J) IFII DRVR. SRC A 8 M 8 B

**B-1** 

*:*..

-`.

2

1

•

LOC 08J	SEG		SOURCE	STATEMEN	<b>\$</b>								
828 D8C			N I	00		l np	8 status						
820 E		•	z	0	18F OR 08F	Mask of		l o					
82F FE8		1	CP I	Ф		Test fo	slave d	sonet	hing for t	the maste	L		
831 C228			z	0		roop un	il it is	ready					
34 DBC		~	X	0		herui	e input t	he data f	rom the D8B	æ			
<b>B</b> 36 FS	5	_	$\square$	3		Save the	data						
37 3	ę		IVM	•		Enable t	he interr	upts					
39 03F	، و <i>ر</i>			CPUC				: ; ; ; ;	4     				•
838 F1 830 C9			RET	ິກ		ม ผ	ne data .	n the H-r	eg i ster				
					1 1 1 1 1 1 1 1	 	t t 1 1 1 1 1	5 1 5 5 6 6	                 	1 2 5 1			
			u d S	example k	euboard dr	iver uhich	calls th	te úbove					
		Cen (	alized	input d	2 B 7								
		Char	cters	ndui a	from the	eyboard a	nd stored	into a					
			r of s	ze 122.	Input is	ted whe	either	a carriag	¢				
-•		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	~ ~ ~	1 1									
			f L I I I I	F Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q Q	6 7 1 1 1 6 1 1	                 		L 5 2 1 L 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1					
<b>88</b> 12		KΕΥ	EQU	812H		; Keyboard	input da	ta comman					
wet			8	т Т		Keyboar	€ <b>V</b> - C &	tatus com	ne nd				~
30 2159			ראו	H, BUFF	ER								
4848 867A	~ 1			, 12		i Set up b	uffer Siz	te counter	of 122	;			
42 141	⊂ a		>	S X		Lood kau	baard	tus commo	nd				
4 1 -4 1 -4	0 00	_	IAW	E KEYC		Lond kau	board in	ut data c	onnand				-
6 CDB3	<b>4</b> 8		CALL	5		l th	input	ver rout	e . -				•
49 77			> 0 W	- 1		Sto-	i nput	yte in th	e buffer				-
4A FEBD			1 J	0)				return' boud	4 - -	•	4 4 4	8	
		-	777	ĸ					3 0				
 								the buffe	- U				
	5 G		2 2 7	⇒		It buffe	full	umb to ov	٤.	ŋ			
54 5342			d H D	LOOP	¢	Otherwis	e get the	next cho	acter	1			
		I OVFL:											
857 76			Η∟Т	: ` ~ ~		: Overflow	code						
1		EXIT:	•										
			I	•	1								
4830 4830			END	START									
٦				•									¢
BLIC SYMBOL	015			£									
TERNAL SY	SY NBOLS												
							v	•					
0 0 M 0 0													
2	59 CPUC 12 INDRVR 13 LOOP 57 START	А ВВЕТ А АВВЕТ Н АВВАЗ А АВАЗ	0EVI 10C( 1001	VRD 1 A BBB CC A BBC OP1 A 488	1 DISAB 1 10CI 7 LOUP2	L # 8880 # 8868 # 4811	ЕИНВЦ 1900 100Р 3	н 8885 н 8866 н 4821	ЕХІТ А 10СS А L00Р <b>4</b> А	4858 8801 4828	F0 KEYC 08F	н вов4 н вов4 в во12	

# Basic Input Driver Example

٠

•

Intellec<sup>®</sup> Series II

Ξ

**B-2** 

# ~ LST T(:F1:00RVR

Rester ១៤ t port دي. por d port locked ) port port Input DBB status Mask off status flags Test for slave done; something for the Loop until slave is ready Otherwise device from CBB Is the device ready? Loop until it is Input DBB status Test for slave processor (dle Loop unt(l (t )s (dle Load the device status command Output the command to the PIO control ---tro (986) 088) p . มือ มี เ 42 u o d **u o** U Disable interrupts
Enable interrupts
Eontrol port
Control port
Parallel 1/0 input data (from DBB)
Parallel 1/0 output data (to DBB)
Parallel 1/0 output data (to DBB)
Parallel 1/0 output control comp
 $\mathbf{C}$ called 5 £ the Plo c ē | F. 1 t he n point of example **U**1 ヘハ orocessor 5 idle e output command> command> the IOC is similar to this driver to port assignments are changed. output and to t <del>1</del> <del>1</del> . nterrupts command ¢ to the PIO • byte data to be <device status <device output 1A status d avols η. U ori sto 42 > ¢ e L 08 B ວາ ດ unti Block all Arbitrary Branch to for the جد ver v .ood t Jutput --2 <del>4</del>) **Q** PAGE ters 0. v 00 -L D of an output dr-input parameters r contains the b r contains the < ----·· ·· ·· ·· ·· ·· ·· ·· ~ ~ -- ------0BF 0 B F 0 B F MODULE ليا ł **8**0 ۲. D 30 EXAMPL 1 888 188 818 818 **18** ] 8 **8 1** L <del>С</del> ŧ 1 t ----



# **APPENDIX C BASIC OUTPUT DRIVER EXAMPLE**

1

LOC         OBJ         SCA         SANCE         STATEME           4188         533441         2         0 RC         51881           4188         233441         2         0 RC         51881           4188         2         1 This is an example         5         5 RASIC         0 UTPUT DIVER           5         7         7 This is an example         5         1 This is an example         5           6         7         7 This is an example         5         1 This is an example         5           7         7         7 This is an example         5         1 This is an example         5           8         8         11         7         7         7         1 This is an example           8         8         14         14         14         14         14           8         8         14         10         17         16           8         8         10         11         17         16           8         8         10         11         10         17           8         8         10         11         10         17           8         110         10         10						
188     1.000     4.188       1.188     0.000     0.000     4.188       1.18     0.000     0.000     0.000       0.11     0.000     0.000       <		<b>@</b>	لبا		OURCE	TAT
Lies         Cligs         Cligs         Start         Start <ths< td=""><td>1 8 8</td><td></td><td></td><td></td><td>ÔK.</td><td>1 28</td></ths<>	1 8 8				ÔK.	1 28
6       7       7       7       7       1       1       1         6       7       7       7       1       1       1       1       1         6       7       7       7       1 <td></td> <td>3364</td> <td>2</td> <td></td> <td>E</td> <td>TAR</td>		3364	2		E	TAR
5       8851C       0UTUT       DRIVE         6       1       1       1       1         8       1       1       1       1       1         8       1       1       1       1       1       1         8       1       1       1       1       1       1       1         9       1 <td></td> <td></td> <td>₩ <b>4</b></td> <td>1 1 1 1 2</td> <td>6 9 1 1 1 1 1 1 1 1 1</td> <td>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1</td>			₩ <b>4</b>	1 1 1 1 2	6 9 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
1       1			<b>.</b> 10.4	AS I	0U T P U	DRIV
111       1			19 N	، . ک سو		
11       2       0			~ α			andrax Jou i ng
11       >       Deregist         11       >       Deregist         12       >       Deregist         13       >       Deregist         14       >       Deregist         15       >       Deregist         16       >       Deregist         17       >       Deregist         185       DERE       Deregist         186       E00       BBB         181       E01       BBB         183       DEF       E01         183       DEF       Dorpt         183       Defe       Dorpt         183       DEF       Dorpt         184       Dafe       Dorpt         185       DEF       Dorpt         186       DEF       Dorpt         187       DEF       Dorpt <t< td=""><td></td><td></td><td><b>, 0</b>,</td><td>-</td><td>ວ - -</td><td>- 44 - 14 req . ste</td></t<>			<b>, 0</b> ,	-	ວ - -	- 44 - 14 req . ste
11       )       E-regist         12       )       An output driver t         13       )       An output driver t         14       )       *xcept that the t         15       )       *xcept that the t         15       )       *xcept that the t         16       )       *xcept that the t         17       )       *xcept that t         17       )       *xcept that t         17       )       *xcept that t         185       >       >         17       >       >         186       >       >         181       >       >         183       >       >         183       >       >         184       >       >         185       >       >         186       >       >         187       >       >         188       >       >         188       >       >         188       >       > </td <td></td> <td>•</td> <td>1 6</td> <td></td> <td>-</td> <td>regist</td>		•	1 6		-	regist
13       3       An output driver t         15       > except that the I/         15       > except that the I/         16       > except that the I/         17       > except tot that the I/         17       > except tot tot tot tot tot tot tot tot tot t			<b>,</b>	~ .		registe
880       17       ;       ************************************			N M 	0 2	tout d	نه ۵ ۲
15       1			• ••	) (1) U : X	t that	he I/
17       16       17       17         18       DISABL       EQU       BDH         865       19       ENABL       EQU       BFH         865       19       ENABL       EQU       BFH         866       28       FPOC       EQU       BFH         869       23       FPOC       EQU       BF9H         869       23       FPOC       EQU       BF9H         882       23       FOC       EQU       BF9H         882       33       MVI       AVI       AVI       CVC         883       535       MVI       EQU       BB89       BB89       BB89         882       E687       33       MVI       AVI       AVI       CVC         183			1.5			
860     10     10     10     10       875     87     87     87     87       875     87     87     87     87       875     87     87     87     87       875     87     87     87     87       875     21     700     87     87       875     23     700     87     87       882     23     705     80     87       882     23     705     80     87       882     23     705     80     87       882     25     70     89     87       882     25     705     80     87       882     25     705     80     89       882     25     705     80     89       882     25     705     700     70       183     255     705     700     70       187     255     34     70     70       187     255     34     70     70       187     255     705     700     70       187     255     705     700     70       188     73     70     70     70			16		6 1 1 1 1 1	4           
BENER         CUU         BUN           BFF         BFF         BFF         BFF           BFF         BFF         CPUC         EQU         BFF           BFF         BFF         CPUC         EQU         BFF           BFF         BFF         CPUC         EQU         BFF           BFF         22         F100         EQU         BFF           BFF         23         F100         EQU         BFF           BFF         23         F100         EQU         BFF           BFF         23         F100         EQU         BFF           BFF         EQU         BFF         EQU         BFF           BFF         EQU         BFF         EQU         BFF           BFF         EQU         BFF         EQU         BFF           BFF         25         F00         EQU         BFF           BFF         23         UDVY         EQU         BFF           BFF         23         UDVY         MVI         A         D           BFF         23         UDVY         MVI         A         D           BFF         D35         33         UD					•	
BFF     BFF     BFF     BFF       BFF     BFF     BFF			80 d 	I S A B	<b>C5</b> C	
BF8     21     F101     EQU     BF9H       BF9     BF9H     BF9H     BF9H       BF9     23     F105     EQU     BF9H       BF1     25     F0     EQU     BF9H       BF2     25     F0     EQU     BF9H       BF1     25     F0     EQU     BF9H       BF2     25     F0     EQU     BF9H       BF3     25     D8F9     23     L00P1:     P105       1B7     D8F9     33     L00P1:     P105       1B8     C28741     35     L00P1:     P105       1B8     C28741     35     L00P1:     P105       1B8     C28741     35     L00P2:     L00P1       111     D8F9     38     L00P2:     L00P1       115     E687     41     JN2     L00P1			n 13 - C	0 C I 2 E 0	3 0	с u r u
8F8       22       F100       E20       8F8H         8F9       8F9       8F9H       8F9H         882       23       F105       E0U       8F9H         882       25       F0       E0U       8F9H         882       26       18F       E0U       869H         881       26       18F       E0U       889B         881       28       DUTDVR:       MVI       A.DI         183       D3FF       31       DUT       CPUC         186       D3FF       33       L00P1:       IN       PIOS         188       C28741       33       L00P1:       NZ       PIOS         188       C28741       33       L00P1:       NZ       PIOS         188       C28741       33       L00P2:       NZ       L00P         188       C28141       43       NZ       L00P       L00P         111       D8F9       33       L00P3:       L00P <td></td> <td></td> <td>21</td> <td></td> <td>5 C</td> <td>. 00 . L</td>			21		5 C	. 00 . L
8F9       23       P105       EQU       8F9H         844       25       F0       EQU       849H         841       25       F0       EQU       849H         842       26       18F       EQU       849H         841       27       08F       EQU       849H         143       35       00TDVR:       Avi       Avi         148       33       100T       CPUC       CPUC         148       33       100T       10       CPUC         148       33       100T       10       CPUC         148       33       100T       10       10         148       33       100P       10       10         148       33       10       10       10     <	. L.		0 1 2 1 2	0	6	9 80 14
867       24       PIOC       600       8694         882       25       50       600       8694         881       26       187       600       8888         882       27       087       600       8888         881       28       0017048       8888       8888         183       3580       38       MVI       8,01         183       3580       33       10       17       6700         186       0357       38       MVI       8,01       6700         187       0869       33       10       10       6700       0         187       0879       33       10       10       6700       0         188       5687       34       30       10       7       000       10         188       0379       33       10       10       10       10       10       10         188       5687       34       30       10       10       10       10         188       57       35       10       10       10       10       10       10         111       58       37       00	. LL. 1 651		2 1 2	01	0	64
1834     25     F0     EQU     8888       1821     26     187     EQU     8888       1831     27     087     EQU     8888       1833     38     NVI     A, DI       183     38     0017     CPUC       183     2687     33     JNZ     CPUC       183     2687     33     JNZ     CPUC       183     2687     33     JNZ     CPUC       184     0359     33     JNZ     CPUC       184     0359     33     JNZ     CPUC       184     0359     33     JNZ     CPUC       185     0359     33     JNZ     CPUC       186     C28741     35     JNZ     COP       186     D359     37     JNZ     COP       187     D359     37     JNZ     LOOP       188     C21141     41     JNZ     LOOP       115     C811     41     JNZ     LOOP       116     D859     JNZ     JNZ     LOOP	5		24	0	œ	5
1882     26     18F     Equination     9888       187     358     DEVROY     601     98888       187     358     DEVROY     601     98888       187     D8F9     38     MVI     A, DI       187     D8F9     38     MVI     A, DI       187     D8F9     33     L00F1:     1N     PIOS       188     E687     33     L00F1:     DN     PIOS       189     E687     33     L00P1:     PIOS       189     E687     33     L00P1:     PIOS       188     C28741     33     L00P1:     PIOS       188     C28741     33     L00P1:     PIOS       188     C28741     35     L00P1:     PIOS       188     C28741     35     JNZ     L00P       188     C28741     36     MOV     A, D       188     C28741     36     JNZ     L00P       111     D8F9     38     L00P2:     JNZ     L00P       1115     C681     41     JNZ     L00P       1116     C681     45     JNZ     L00P       1116     C681     45     JNZ     L00P       1116<	67   67		25	0	0	
187         087         54         087         64         01         64         01           183         3580         38         00TDVR:         80			10 P N (	00 6	<b>CB</b> (	
183     3580     0010VR:     4,01       183     3580     38     MV1     4,01       187     0859     33     100     001     001       189     5817     32     00011     001     000       189     58741     33     100     100       189     58741     33     100     100       189     58741     35     100     100       180     58     33     100     100       181     79     37     001     70       181     79     37     001     70       181     79     37     001     70       181     78     37     001     70       181     0359     37     001     70       181     0359     37     001     70       113     5687     48     01     70       115     52141     42     101     71       115     5687     48     37     100       115     5687     48     37     100       115     5687     48     37     100       121     5867     48     37     100       121     58687				8 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	⇒ C	
183     3580     38     0017     6905       187     0859     33     10     70       187     0859     33     10     70       187     0859     33     10     70       187     0859     33     10     70       187     0859     33     00     70       187     087     34     00     40       188     0359     34     00     40       188     0359     35     00     70       188     0359     35     00     70       188     0359     35     00     70       188     0359     37     00     70       188     0359     37     00     70       188     0359     37     00     70       188     0359     37     00     70       111     0859     41     42     00       112     5581     44     00     00       115     5687     43     00     01       116     588     00     02     02       115     5687     45     00     01       120     588     00     07     0			0 0 0 V	L V RU T	3	
185       D3FF       31       L00P1:       22         187       D8F9       33       L00P1:       22         188       C28741       33       ANI       F10S         188       C28741       33       ANI       F0       0         188       C28741       35       JNZ       L00P1       10         188       C28741       35       JNZ       L00P       A, D         188       C28741       35       JNZ       L00P       A, D         188       C359       37       JNZ       L00P       A, D         188       D359       37       JNZ       L00P       A, D         188       D359       37       JNZ       L00P       A, D         111       D859       37       JNZ       L00P       A         115       F681       41       JNZ       L00P       A         116       C681       44       JNZ       L00P       A         116       C681       45       JNZ       L00P       A       A         116       C681       45       JNZ       L00P       A       A       B       B       B	103	5 11		4	>	10,
187       D8F9       33       L00P1:       IN       P10S         189       E687       34       ANI       F0       0         188       C28741       35       JNZ       L00P       A, D         188       D3F9       37       JNZ       L00P       A, D         111       D8F9       37       JNZ       P10C       D         115       FE81       41       JNZ       L00P       D       D         116       E681       43       JNZ       L00P       JNZ       L00P         116       E681       44       JNZ       JNZ       L00P       JZ       L00P         116       E687       45       JNZ       JZ       L00P       JZ       L00P         116       E687       45       JZ       JZ       L00P       JZ       L00P         123       E687       45       JNZ       JNZ       L00P       JNZ		l LL. J M			- 🌐	PUC
187       DBF9       33       IN       PIOS         189       E687       34       ANI       FO       0         188       C28741       35       JNZ       LOOP       0       0         188       C28741       35       JNZ       LOOP       A, D         188       C28741       35       JNZ       LOOP       A, D         188       D3F9       37       JNZ       LOOP       A, D         188       D3F9       37       JNZ       LOOP       A, D         188       D3F9       37       JNZ       LOOP       A, D         111       D8F9       38       LOOP2       NN       P1OS         115       FE81       41       JNZ       LOOP       D8F         116       C681       44       JNZ       LOOP       JZ       LOOP         116       C681       45       JNZ       JZ       LOOP       JZ       LOOP         116       C681       45       JZ       JZ       LOOP       JZ       LOOP         123       E687       45       JNZ       JNZ       LOOP       JZ       LOOP         125 <td></td> <td>•</td> <td>2 C E</td> <td>0001</td> <td>1</td> <td>)</td>		•	2 C E	0001	1	)
189       6687       34       ANI       F0       0         186       C28741       35       JNZ       L00P       A, D         186       D3F9       37       JNZ       L00P       A, D         186       D3F9       37       JNZ       L00P       A, D         186       D3F9       37       JNZ       L00P       A, D         187       D3F9       37       JNZ       L00P       A, D         111       D8F9       37       JNZ       L00P       F0       D         113       E687       48       JNZ       L00P       D	187	ц. 8	E E		z	1 0 S
186       C28741       35       JNZ       L00P         187       7A       36       M0V       A,D         187       7A       36       M0V       A,D         187       7A       37       0UT       P10C         113       E687       48       ANI       F0       0         115       FEB1       41       CP1       0BF       0P       0         116       C21141       42       JNZ       L00P       1DI       0P         116       C681       44       JNZ       L00P       1DI       0P       0P         116       C687441       45       JNZ       L00P       JZ       L00P         116       C687       48       JZ       JZ       L00P         116       C687       48       JZ       L00P       1DS         121       D8F9       47       JNZ       L00P       JNZ       L00P         122       C22141       49<	189	687	<b>₩</b>		z	0
18E     7A     36     MOV     A,D       18F     D3F9     37     OUT     P10C       111     D8F9     37     OUT     P10C       113     E687     39     LOOP2:     P10C       113     E687     48     ANI     F10       115     FE81     41     CP1     08F       115     FE81     41     CP1     08F       116     C21141     42     JNZ     L00P       117     C21141     42     JNZ     L00P       116     C818     41     JNZ     L00P       116     C681     44     JNZ     L00P       116     C681     44     JNZ     L00P       116     C68741     45     JNZ     L00P       116     C68741     45     JNZ     L00P       116     C68741     45     JNZ     L00P       121     D8F9     47     JN     P10S       122     E687     48     JNZ     L00P       123     E687     48     JNZ     L00P       123     E687     48     JNZ     L00P       128     78     58     JNV     P10S       129 </td <td>198</td> <td>2874</td> <td>17. M</td> <td></td> <td>z</td> <td>006</td>	198	2874	17. M		z	006
18F D3F9       37       001       710C         111       08F9       38 <l00p2:< td="">       1N       710C         113       E687       48       ANI       70       0         115       FE81       41       0.NZ       0.0F       0       0         115       FE81       41       0.NZ       0.0F       0       0       0         116       C21141       42       JNZ       UOP       0</l00p2:<>		a i	99 10 10		$\mathbf{o}$ :	0
111       DBF9       39       LUUTZ         113       E687       48       ANI       F0         115       FE81       41       CPI       DBF         115       FE81       41       CPI       DBF         117       C21141       42       JNZ       LOOP         116       DBF9       43       IN       PIO         116       C8144       42       JNZ       LOOP         116       C8161       44       ANI       PIO         116       C681       44       ANI       PIO         116       C68741       45       JNZ       LOOP         116       C68741       45       JN       LOOP         116       C68741       45       JN       LOOP         116       C68741       45       JN       LOOP         123       E687       48       JN       PIO         123       E687       48       JNZ       LOOP         125       C22141       49       JNZ       LOOP         128       78       JN       PIO       PIO         129       D379       S1       S1       S1 <td></td> <td>4. M</td> <td></td> <td></td> <td>⊃</td> <td>0</td>		4. M			⊃	0
113       E687       48       0         115       FE81       41       0         117       C21141       42       JNZ       L00P         117       C21141       42       JNZ       L00P         116       D8F3       43       IN       P101         116       E681       44       AN       P101         116       E681       45       JZ       L00P         116       E681       45       JZ       L00P         116       E681       45       JZ       L00P         116       E687       45       JZ       L00P         116       E687       45       JZ       L00P         121       D8F9       47       JZ       L00P         123       E687       48       AN       P10S         123       E687       48       AN       JNZ       L00P         128       78       58       AN       JNZ       L00P         128       78       58       MOV       A       E0       0         129       D3F9       51       0UT       P10C       P10C       P10C			0 0 9 M	2	z	l D
115       FEB1       41       CP1       08F         117       C21141       42       JNZ       L00P         116       D8F8       43       IN       P101         116       D8F8       43       IN       P101         116       D8F8       45       JNZ       L00P         116       C6B1       44       A1       DEVR         116       C6B1       45       JZ       L00P         116       C6B7       45       JZ       L00P         116       C6B7       45       JZ       L00P         121       D8F9       47       IN       P10S         123       E6B7       48       ANI       F0       0         123       E6B7       48       ANI       F0       0         123       E6B7       48       ANI       F0       0         128       78       58       ANY       P10C       0         128       78       51       0UT       P10C       P10C		. 153 9	• 63 • • •		: <b>z</b>	0,0
117       C21141       42       JNZ       L00P         116       D8F8       43       IN       P101         111       D8F8       43       IN       P101         111       E681       44       ANI       DEVR         111       E681       44       ANI       DEVR         111       E687       45       JZ       L00P         111       E687       45       JZ       L00P         111       E687       47       JZ       L00P         123       E687       48       ANI       F0       0         128       78       58       ANY       A       A       E0       0         128       78       51       00T       DV       A       E0       0         129       D3F9       51       0UT       DUT       P10C       P10C       P10C	5		• •		: <b>0</b> .,	, 18
11A       DBF8       43       IN       PIOI         11C       E6B1       44       ANI       DEVR         11E       CAB741       45       JZ       LOOP         11E       CAB741       45       JZ       LOOP         121       DBF9       47       IN       PIOS         121       DBF9       47       IN       PIOS         123       E6B7       48       ANI       F0       0         123       E6B7       48       ANI       F0       0         123       E6B7       48       ANI       F0       0         123       E6B7       58       ANI       F0       0         125       C22141       49       JNZ       L00P       0       E         128       78       58       M0V       A.E       E	2112	211	4		Ŧ	00
11C     E681     44     ANI     DEVR       11E     CA8741     45     JZ     L00P       11E     CA8741     45     JZ     L00P       121     DBF9     47     IN     P10S       121     DBF9     47     IN     P10S       123     E687     48     ANI     F0       125     C22141     49     JNZ     L00P       128     78     58     M0V     A, E       129     D3F9     51     0UT     P10C	118	8	4 W		z	101
11E     CAB741     45     JZ     L00P       121     DBF9     46     L00P3:     10       121     DBF9     47     IN     P10S       123     E6B7     48     ANI     F0       125     C22141     49     JNZ     L00P       128     78     58     M0V     A.E       129     D3F9     51     0UT     P10C	110	9	4 4		z	EVR
46 L00P3: 121 D8F9 47 IN P10S 123 E6B7 48 ANI F0 0 125 C22141 49 JNZ L00P 128 78 58 H0V A.E 129 D3F9 51 0UT P10C	1 1 E	A 874	4		32	006
121     DBF9     47     IN     P105       123     E6B7     48     ANI     F0     0       125     C22141     49     JNZ     L00P       128     78     58     MOV     A,E       129     D3F9     51     0UT     P10C		i i	40	00P3		(
123 ЕБИЛ 49 НИІ ГО U 125 C22141 49 JNZ LOOP 128 78 58 МОУ А,Е 129 D3F9 51 ОUT PIOC	- 5	ы. Со ч	► 0 ♥ 1		<b>z</b> :	ກີ 10 10
120 522141 47 54 54 54 54 51 52 52 52 52 52 52 52 52 52 51 51 51 51 51 51 51 51 51 51 51 51 51			00 6 97 9		z :	
129 D3F9 51 0UT P10		<b>4</b> 172	4 N 2 C		zc	2 2 2
	0 0 7 7 7	ù M C	5 <b>-</b>		່ລະ	, h 1 C
<b>2</b> 0 - 0001 ·	- L	- >	- c 7 W		>	5 •

C-1

Ŧ

# Basic Output Driver Example

Intellec<sup>®</sup> Series II

2

1.

æ

=

- ,

· · ·•

#### • \*

#### . ۲**.** . • •

						• -	æ.		
									A 4145 A 4125 A 0660
					ETX				EXIT L00F4 F10C
		đi	_	ی در د د د د د د د د د د د د د د د د د د	out an E				88883 10 4121 10 10 58
	5 9 •	e gen nter 	8 0 8 U 0	the Car d ommond tane	just out				ניא נוס <b>ף:</b> ינטן
	ር ው ው ው ው ው ው ው ው ው ው ው ው ው ው ው ው ው ው	the ab	t data e statu	6 6 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	6 70 8 8 8	ETX	• ,		
دب د د	5 1 0 4 0 1 1 1 1 4 0 1 1 1 1 4 0 1 1 1 1	h call to th	le ter outp ter devi	ter statu ter statu ter outpu output dr	EXIT (f	<b>EDH , BAH , ET</b> X	~ `	 ;	ЕМН ВГ Н И ВГ Н 100 Р 4 И 100 Р 4 И 100 Р 4
ה ע ל			f-forbr ens prigent	Move data Load prin Load prin Call the	Branch to	EXAMPLE .	<b>.</b>		1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1) 1
		بات میں بات ایس میں بات کی		~ ~ ~ ~ ~	~	P10	•		01548L - L00Pl - 7 0utrvr -
	R 18F (			LC VR		E PRINTI			1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

STATEMENT	٠	5 0	- 0 0 0	) נ ייי	1 00	A LARBL	2		, 1 1 1 1 1 1 1 1 1 1 1 1 1 1			er. s of the or		, , , , , , , , , , , , , , , , , , ,		ΗĎ		7 -	H, BUFFEI		- CT	 UTDV	•	ETX 1411	ĸ	LOOP		5						۰. ه		START	·	, ,	•	0Y 0 898		938 4	
SOURCE	NI NI		ZNC						,	9 • • •						5 G 6 J		B		0P:		CALL	A O M	140	7 C X N X	J W P	T:	6			*					END		<b>*</b> ,		BFF DFV	882 ID0	8015 0BF	
SEQ								5.	~ (		· ·		 	1	 00	9 (	ט ב  בו -	2 C - C - C - C - C - C - C - C - C - C	m	4 F 0 1						83			2 2 2 2							87				0 J) 0			*
0 <b>B</b> J	D8F9 5/83		N N 0	, I , I	1 1 1		5						٠		·				215841	•	4E 1 6 4	 003	62	FEB3	50	ι O		6 6 6		E54455	28584945	645584 55534	U 3 8 4 5 4 5 4				SY <b>NBOLS</b>	AL SYNBOLS		1 M B J L S 4 4 1 5 8			
LOC	 4128			י אורי	י אין	5 I 	5	~									8814 2014 - 1	-	413A					4146							4150	\$ ~~ .	ية الله 14 - 14				PUBLIC	EXTERN		US <b>EP</b> S'		è t c	

Intellec<sup>®</sup> Series II

1



ISIS-II 8088/8085 MACRO ASSEMBLER, V2.8

\*\*

PIOS A 286F9 START A 413A Assembly complete, no errors

•

. ,

•

,

•

3 , ; ;

2

¥ \*

۰.

# , 1

:

# **APPENDIX D DISKETTE READ/WRITE EXAMPLE**



	RACK 284, THE SECTORS ***************	K COMPLETE	regi sters	
**************************************	TORS FROM THE DISK (TRA RAM. IT THEN WRITES TH HE DISK AT TRACK 40H, S ****************************	BITRARY ORIGIN POINT T CURRENT DISK STATUS Eration complete? Anch if previous operation Herwise, clear the disk of Operations	AD ADDRESS OF RIOPB IN <b>B,C</b> Ad address of wiopb	PB FOR READ CONTROL WORD AD INSTRUCTION MBER OF SECTORS ACK ADDRESS FFER ADDRESS CTOR ADDRESS FFER ADDRESS CTOR ADDRESS FFER ADDRESS ACK ADDRESS ACK ADDRESS ACK ADDRESS FFER ADDRESS ACK
ULE PAG	DS T40 SEC BUFFER IN BACK TO T1 BACK TO T1 *********		0 - -	Image: Constraint of the second state of the second sta

R, V2.8	OURCE STATEMENT	*******	INPIE EXAMPLE	S 7 AND 8) IN	TS OF THAT BUF	D 19	*****	19C 68384		ALL D	HF . IN	2 BEGI	ALL RTYP	ALL RBYTE		XI 8, RI	ALL ISDDR	IÀ'8 IX	ALL ISDD		,	8	 0 0 0 0 0		W BUFFE		888		8			S 256	2	**********		NAME: ISDD	HI INSNUAL (S		ALLE KER Data) tur	OVERON THE	6 - 9 E G	-REG CONTA	HE IOPB I	TOZERON TH	
MACRO ASSEMBLEI	SEQ SC		HIS	) * SECT	3+ CONTE	HB	0 ) 9 )		CLEAR:					۔ دن - • •	a BEETU	6 0CC110.		•	22 22		25 RIOP8:	9	6) 6 7 8 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8			2 410PB1	N	•	• • • •	• <b>•</b>		39 BIEFFE: 0		4 - + + + + + + + + + + + + + + + + + +	*	43 ) + PROCE	■ : * . PR05	#	4 4 4 4	4. 0.7	TUANI +: 6+	*	51 )+ 00TPUT	52 ;+	
ISIS-II 8868/8865	LOC 08J	•	••					68.2 R		888 CDD	883 E684	BBS CAII6	888 CDE26	6888 CDDC61		811 81166	814 C	817 81256	C 6	2 10			6428 82 6421 38	822 8	823 2	)   	825	826 8		₩ 80 / 80 80 / 80	077 10 077 27	2	<b>J</b> 1					1. <b>1</b> . 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1.							

ASM88 IFIIDISK SRC OBJECT( : FIIDISK OBJ) PRINT

D-1

. - .

:

ł

:

\*\*\*\*

Diskette Read/Write Example

.

Intellec<sup>®</sup> Series II

•

					<b>b</b>																																				
	* * * * * * * * * * * * * * * * * * * *	OC INPUT DBB STATUS PORT	OC OUTPUT CONTROL COMMAND OC THOUT COIC (COMMAND)	DC DUTPUT DATA (TO DBE) PO	LAG B - SLAVE IS BUSY, MAS	LAVE INPUT BUFFER IS	LAVE OUTPUT BUFFER 15 FULL Dite sobometed Didev formou	NITE PARAMETER SLOCK SUMM Dite Papameter Birtk framm	RITE DATA BLOCK COMMAND	ESERVED	EAD DA	ESERVED	; READ RESULT STATUS COMMAND ; READ DEVICE STATUS COMMAND		DISABLE INTERRUPT	TERRU Tuese	LUKI LUK INCOL ING KUCKIUN		SEEK INSTRUCTION	RECALIORATE INSTRUCT	READ DATA INSTRUCTION	VERIFY CRC INSTRUCTIO	1 K U C		0 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		SHI	F SECTOR	U KE SS	D D E E	*	SAVE B.C (I F ODDPFS	INTS TO FOINS BYTE	A-REG CONTAINS IDINS	IS IT A REAU INSERU LAMO TE IT ISUAT	OTHERWISE, PROCESS THE	HL CONTAINS IOPE ADDRESS	SAVE THE ADDRESS OF THE		) SAVE THE NUMBER OF SECTORS IN D-REG	
RCE STATENENT	**************************************	KFHUE CUMMANU U BCIH						C 7 6 7 1		u 18	U 19	U IA		NTERRUP	HOB N			TRUCTIO		2 M	• •	<b>.</b> 2	U 6H		F THE 1/0 PARAMETER MIV THE STORT FIVE	OCU BYTE CHANNEL	OINS BYTE DISKETT	SEC BYTE NUMBER	HUR BTIE INHUR H ADR BYTE SECTOR	UF ADDRESS BUFFER		<b>d</b> 	$\sim$	12 X 10	F			SH H Su u	××	. >	
NUKU NOSENBLEK, SEQ SOU	*   * : * : * : * :	5 1 100 1 M 1	7 10CC E	8 10C1 E		1 1 8 F	2 08F E			E 1000	7 RDBC E	8 RDCC E	or 55	1 2 ; PSEUDO	3 DISABL	4 ENABL E	ם היכו פי	7 DISK IN	9 SEEK	A PURAN E	I READ	2 VERIFY E		<u>ب</u>		- 00	6			1 10	: جو ا	6 IS <b>OPR.</b> 7 8	., - 00	- С б б б б б б б б б б б б	ය - සෙ -	- Clar - Clar					

,

3

 $\bigcirc$ 

3

1



53	STATENENT	H			=	Ε.Η.		0, 11	1	8, R08C	000	5	E,128		0 C S	100 C		1001	) (I	•	IJ	RDLP2	۵	DLP	A, ENABL	20	9 8 4 5 6 8 8			9	1502	RI	502	2	5 D			r	H		×,	0	2		~	I S D 2 B		C, 81	۰.	
LER, V2.	SOURCE	0 0	HSfid	CALL 14V	2	YOM	XNI	×0₩	XCHG	178	CALL		IVM		z					XNI	G	z	ں ا	T.	>	100	- L				12		N		z			0	Э	XNI	0	<b>a.</b> :	XNI	N	A O W	Ч М Г <sup>.</sup>		1 7 M	۷.	
ASSEMBL				• ·		•						RDI P1 1		ROLP21														1601	2							TCD31	2										1502A1			4
MACRO	SEQ	188	189		112	113	114	115	116	117	911	128																			241	144	145	146		148									158	168		162		
878885				<b>6</b> ]							62							10				61		61							61		61		61								۹ ۲	61		61				\$
888	ſ 80	E1	ູ່	C0 88	5				<b>æ</b> -		000C		1 E 8 B		8 C	69 L 19 L	20	0 B C B	2					*					-	83	CA 74	83	A 7	83	2 A						ш					C394		8E B 1	. <sup>1</sup>	L
1 I - S I S	10C		613A		7	3	4	6141	<b>•</b>	*	6145	÷	6149		*	-	+ U	1019 6154	) (r.	) <b>(</b> )	5	13	15	5	16	6162	9 		r	16	6167	2	10	91	17			2	~	~ ~	23	21	6176	7	~	517F	,	6182		


**D-3** 

ALID × × × × × o x x … 40 804RD DIS 1 HAVE AN IN 5 87TE OF TH THE OPERATI 271, HOWEVER, 80 5 ŝ æ HL NOW POINTS TO THE TADR
HL NOW POINTS TO SADR
HL NOW POINTS TO SADR
HL NOW POINTS TO BUFFER ADDRESS
LOAD THE LSB OF BUFFER ADDRESS INTO E
HL NOW POINTS TO MSB OF BUFFER ADDRESS INTO E
HL NOW POINTS TO MSB OF BUFFER ADDRESS INTO E
HL NOW POINTS TO FIRST BYTE OF THE BUFFEI
HL NOW POINTS TO FIRST BYTE OF THE BUFFEI
LOAD THE WRITE DATA BLOCK COMMAND
DUTPUT THE COMMAND
MAKE SURE DBB IS CLEAR AND SLAVE IS IDLE
LOAD NUMBER OF SECTORS TO BE WRITTEN
DUTPUT DATA TO THE DBB SECTOR ш L **س** 101 ISDDR LL. 101 ω m œ R Е А О И О Ч CTOR ES/S EC TO THE C-REG (EXPLANATION: FOR TWO B CONTROLLERS, IT IS POSSIBLE TO HA VALUE IN THE NUMBER OF SECTORS BY IOPB AND THIS WILL NOT AFFECT THE OF THE CONTROLLERS, FOR THE 8271/ WE MUST HAVE A VALID VALUE.) \* MAKE SURE DBB IS CLEAR AND SLAVE IS LOAD DATA TO BE WRITTEN DUTPUT DATA TO THE WRITTEN DUTPUT DATA TO THE DBB POINT TO THE NEXT BYTE OF DATA ARE WE DONE TRANSFERING A SINGLE SI JUMP BACK IF NOT ARE WE DONE TRANSFERRING ALL THE SEU JUMP BACK IF NOT so. 'Υ Ready ω **–**-----ທ ທ a\_ ÷ КСЕРТ А НЕ 10РВ • тне 10F 5 S IST 74 \*\*\*\* 10 10 EHD. ΖШ ш с. С E DEI PROCI ¥ ¥ STRUCTION EX Transmit th Address of Pb E NUMBER NUMBER 62 ¥ ¥ ⊢ DNLY BY F 0. – # ROCESSOR \*\*\*\*\* THE THE COUNT OF D-REG COUNTER (ETTE INST 47 CASE, T 41NS THE A 1 THE LOPE 18 STATUS SLAVE PR 70 LOOP ц ц \*\*\*\*\* SMIT 10PB TO 150) O THE 8271 INTEGRA Rocedure 15 Called F THE 10PB ¥ ANY DISKE In Any HL Contat Transmit Return INPUT DBE Test For Continue 6 ¥ 4 \*\*\* ŗ AVE E1 [ ц С ¥ 10PB Hl đ ი ი ¥ and -~ ~ ~ ~ ~ ~ n n n × 9 (TRANSH 10PB 10 1415 PR0 7415 PR0 7415 PR0 7415 PR0 10PB 540R 0F 1 8 # MUDULE -\* 90 **18**0 Ŧ Ф ₩

Intellec<sup>®</sup> Series II

4

LER, Y2.8	SOURCE STATEMENT					×	×	τι × :	ù I	W'O AOM	9HG	80818	CALL TOCOR	4 8, C	1 10	90 H2H			ALL 10		UT 10 44	< 0	OP PSU	CR A	NZ URLP1	zι			0P H	CALL TREGPB	LL L		1005			u #	) } } }	CEDURE NAME:	CESS TRANSMIT TH	CONTROLLER	SHIHLCONTAINS	H)   HCHHX    ()  I SLAIDA	TETER & FLADE		
ASSENBL					ISO281										;	URLP1:		URLP2:									1503;					IOCRD				****	· · · · · · · · · · · · · · · · · · ·	· ~	8 4 5 6	•				* *	•
HACRO	SEQ	163	491	 167																							261	ф,		51		1 🖽			Dđ	0 0		218	-	-			~ -	-	
886878865	0BJ					23	23	20 L	20	56	œ	617	CD8C62 Fre341	2 2 2 2 3 3 3 3 3 3 3 3 3 3 3 3 5 3 5 3	03C8		1.5 16.80	5		ı ت				٥	ф NI	3E85 Naee	2		4	C08A <b>∲1</b> 22		·	0 8	202			,					¥ . '		۲	
11-515	LOC					8	18	00 v	b 00 ~~∽	9 4	18	8	6180	5	6 7	¢.	6195	<b>~</b>	61	61		ь а 	 1 A	E H	4 	6149 6100	Ľ		E A	61AE	A 7					D.					•				



# Intellec® Series II

ASSEMBLER, V2.B	SOURCE STATEMEN	***		K C.M	E B,	C D R	, U ,	RLUUT. INY						CALL IDEDR2	C.R. D	ZNC	TRUALT:	GALL DKSTAT	P - 7			*	*	+ PROCEDURE	♣ PROCESS: RETURN TH ▲ *******	U A N I	* 30-10-, 1-205 001- *	****	ن. بر	MUI B.RDS	đ	RET			* PROCEDURE	* PROCESS: RETURN WI	3 - 1870 - 1 - 0012011 - 0.056 CONTO	* 202.01.2.2.2.2.2.2.2.4	* *	ц,	8 IAW	ALL IOCOR	В		* PROCEDURE NAME: R\$	PROJESS: RETURN T 	NPUT: 	UTPU	· *			• • •
MACRO	SEQ	18	67	2	2	2	יי איי איי	r 17 1 ()	l N	<b>N</b>	$\mathbf{N}$	<b>N</b> 1	n m	7 M	i M	m	<b>IC</b> Mi	3 40 7 40 7 40	7 M	7 M	) 🛨	+	40	m T	♥ U ₹ 1	4 4	0 N	- 00	- 4	5	ທ	n,	53	<del>ቀ</del> ! ທີ່	י גו רע	9 I 17 U	- 0 0 U	) ភ្លា	69	61	9	Ŷ	9	n 9	<u>ہ</u>	5	ie r	<u>n - 1</u>	2 1 1	_		
I 888878885	0B.J			w	615	CDFA61	68						, 1 , 1	20 F & 6 1				CDD661	2		) 5									61	CDE561	o									8	C0E561	ማ			<i>a</i> .					•	
- S   S	007			18	<b>8</b>	6180	س	Č.	6163				د +	1010 1010 100		С П		6100	- -		6105				<b>.</b>					10	6108	0									10	6105	<del>نيا</del>			、	- •2					



۹°


ż

	ATENENT		8.4	* * * * * *		01	EVICE	S¥	QUEST	CON	cs ,			I O C C O M			005	60 (	8 F	$\circ$	ה ר מ כ	A FNABI	PUC	S U		* * * * * *	105	001	SHI	HS 1		LAGS,8,		* * * * * * *		10000		005	5	0044	С `	000	A, ENABL	P		•	100	UT COMM	I SNI	
BLER, V2.8	SOURCE ST	-	1 > 1			OCEDURE N	DCESS: GET	PUT: 8 CON	DATA	TPUT: A	DIFIED: A,			-		Ā	z	1 1 1 1	a i	z :		5 3	- 3	POP	RET	*******	ALEDUDE NO	DEFSS: DHT	PUT :	NOU U	TPUT:	DIFIED. A.F.		******	2;	LALL	: 7								RE 7		OCEDURE NAM	OCESS: OUTP	PUT: B CONT	TPUT:
O ASSEMBL		3 RTYPE	4 K		* ~ ~	ä. +	9 J + PR	*	•	2 )+ 00	*	**	. 10750	1010		9 10CXX	637		~		+ u		) r	. 10	6					*	•	2 )+ MO	*	1	1000	- ~	3 10047		ŝ	9	~	80 1	<b>5</b> 1	551 -			a. + +	5 + PR		•
5 NACRO	SEQ	<b>~</b>	2 2	- n	- ト	· •-	r	Ø	Ð	Ø	Ð	co d	n a	0 00	Ð	æ	s l	<b>5</b>	<b>5</b>	<b>5</b> (	סת	rσ	5	<b>ወ</b> ካ	S :							55	50	5		-	•		-	-			- (	<b>N</b>	<b>CU C</b>	VO	4 (1)	5	2	2
1 888878882	r 90		36 80 7 9											CD BC 6 2	     			99	E 6 1 		່ ກໍາ								`	,	r	ł				50 BC 9 2		9 C	9	2	σ	U M	3685	L. Mi						
1-5151	L0C		61E2 61E2											61 E 5			ш ,			اللة س		⊾ Ц → +		61F8	<u>لد</u>						•			••	1	њтт Н		<u>لد</u>	<u>للا</u>	53	5	5	6287		28					

D-6

-

÷



LER, V2.8	SOURCE STATENEN	IFIED: A,FLAGS		**********		VI A,D			H IDC	HI FE OR	NZ 10C	0V A	UT 10	RET	********	END CLEAR				LEAR A 68	BF A 68	0CR0Y A 61	1502A A 618	DCC A 88	R.S.T.S A B1B	0.90 A 1313	RLF1 A 61
ASSEMBL		1+ HOD	•	*	OCCOM			10CZZZ							*****					682	888	388	A 6174	383	681	888	988
MACRO	SEQ	N.	N	m	m	m	m	M	m	m	m	m	m	348	+	+				UFFE	80	000	1902	080	0	8 1 1 1	RITE
888678885	<b>18</b> .0						D3FF		ပဓ	9	21		03C1				SYMBOLS	IL SYMBOLS	MB OL	A 681	888	88 C	A 6165	610	88	610	88
1  -5  5	LOC					28	628E		2	21	21	5	6218	21		6889	PUBLIC	EXTERNA	ш s		•	ပ 0	801	ΒYT	С Ш	L A A	R I 1

HO ERRORS

ASSEMOLY COMPLETE,

,

4

\$

\*

••• <sup>1</sup>

د ۲ **L** •

**`** 

•

· · ·

. -\* . .

. • • ~

\* \* *\** • 

ť .



# APPENDIX E CONNECTOR PIN ASSIGNMENTS

This appendix identifies the pin assignments for all user-interface connectors for the Intellec Series II Microcomputer Development System and defines the dc drive and load characteristics for the individual signals. The Multibus interface is internal to the development system and is available on connectors J2 through J6 of the card cage. Table E-1 identifies the Multibus interface pin assignments and tables E-2 and E3 define the Multibus interface dc signal characteristics for the IPB and IPC, respectively. Tables E-4 through E-9 define the pin assignments and dc characteristics for the rear panel peripheral connectors (J2 through J7).

E-1

Connector Pin Assignments

.

Intellec<sup>®</sup> Series II

\*

8

2



ş

	Board Co	omponent Side		Board (	Circuit Side	
Pin	Mnemonic	Description	Pin	Mnemonic	Description	
1	GND	Signal ground	2	GND	Signal ground	· · ·
3	+5	+ 5 VDC	4	+5	+ 5 VDC	· · · ·
5	+5	+ 5 VDC	6	+5	+5 VDC	
7	+12	+ 12 VDC	8	+12	+ 12 VDC	¥
9	-5	-5 VDC	10	-5 ,	-5 VDC	•••
11	GND	Signal ground	12	GND	Signal ground	•
13	BCLK/	Bus Clock	14	INIT/	Initialize	
15	BPRN/	Bus Priority In	16	BPRO/*	Bus Priority Out	
17	BUSY/	Bus Busy	18	BREQ/	Bus Request	
19	MRDC/	Memory Read Command	20	MWTC/	Memory Write Command	
21	IORC/	I/O Read Command	22	IOWC/	I/O Write Command	
23	XACK/	Transfer Acknowledge	24	INH1/	Inhibit (disable) RAM	
25	AACK/	Advanced Acknowledge	26	INH2/	Inhibit (disable) ROM	
27	BHEN/	Byte High Enable	28	ADR10/		
29	CBRQ/**	Common Bus Request	30	ADR11/	Address	
31	CCLK/	Constant Clock	32	ADR12/	Extension	
33	INTA/*	Interrupt Acknowledge	34	ADR13/	Lines	
35	INT6/		36	INT7/		
37	INT4/		38	INT5/		
39	INT2/	Interrupt Requests	40	INT3/	Interrupt Requests	
41	INT0/		42	INT1/		
43	ADRE/		44	ADRF/		
45	ADRC/		46	ADRD/		
47	ADRA/		48	ADRB/		
49	ADR8/		50	ADR9/		:
51	ADR6/	Address Lines	52	ADR7/	Address Lines	
53	ADR4/		54	ADR5/		
55	ADR2/		56	ADR3/		
57	ADR0/		58	ADR1/		
59	DATE/		60	DATF/		
61	DATC/		62	DATD/		
63	DATA/		64	DATB/		
65	DAT8/		66	DAT9/		
67	DAT6/	Data Lines	68	DAT7/	Data Lines	
69	DAT4/		70	DAT5/		
71	DAT2/		72	DAT3/		
73	DAT0/		74	DAT1/		
75	GND	Signal ground	76	GND	Signal ground	
77	-10	-10 VDC	78	-10	-10 VDC	
79	-12	-12 VDC	80	-12	-12 VDC	
81	+5	+5 VDC	82	+5	+ 5 VDC	
83	+5	+ 5 VDC	84	+5	+ 5 VDC	
			I	1		

# Table E-1. MULTIBUS® Interface Pin Assignments

.

.~

\* Not implemented on IPB/IPC

\*\* Only implemented on IPC

,

·

1

ź.

<b>0</b> ,	Curre	nt Drive	Curren	t Load	-	<b>—</b> ·
Signal Mnemonic	Low (I <sub>OL</sub> )	High (l <sub>OH</sub> )	Low (I <sub>IL</sub> )	High (l <sub>IH</sub> )	Туре	Termination
AACK/	20mA	N/A	-4mA	100µA	Open Collector	370Ω pullup
ADR0/-ADR7/	24mA	-15mA	-0.5mA	70µA	Three-State	2.2kΩ pullup
ADR8/-ADRF/	24mA	-15mA	-0.45m A	30µA	Three-State	2.2kΩ pullup
ADR10/-ADR13/	N/A	N/A	N/A	N/A	∾ N/A →	2.2kΩ pullup
BCLK/, CCLK/	60mA	-3mA	-0.5mA	100µA	TTL	220/330 $\Omega$ on backplane
BHEN/	N/A	N/A	N/A	N/A	N/A	2.2kΩ pullup 🥣
BPRN1/-BPRN9/	20mA	-1mA	. 0	0	TTL	None
BREQ1/-BREQ9/	N/A	N/A	-3.2mA	80µA	N/A	. 1kΩ pullup .
BUSY/	20mA	N/A	0	0	Open Collector	1kΩ pullup 🗇
DAT0/-DAT7/	25mA	-10mA	-0.5mA	80µA	Three-State	2.2kΩ pullup
DAT8/-DATF/	N/A	N/A	N/A	N/A	N/A	2.2kΩ pullup
INH1/	15mA	N/A	-1.6mA	40µA	TTL	/ 1kΩ pullup
INH2/	15mA	N/A	0	0	TTL	1kΩ pullup
INIT/	60mA	-3mA	0	0	TTL	None
INT0/-INT7/	40mA	N/A	-0.2mA	20µA	Open Collector	1kΩ pullup
IORC/, IOWC/	32mA	−2mA	-0.45mA	60µA	Three-State	1kΩ pullup
MRDC/, MWTC/	32mA	–2mA	-1.6mA	40µA	Three-State	1kΩ pullup
XACK/	20mA	· N/A	-2mA	50µA	Open Collector	<b>510</b> Ω pullup

Table E-2. IPB Signal DC Characteristics

\*A 150 $\Omega$ /100pF series RC termination network is also installed on the backplane.

· · ·

÷

7

-

	Currer	nt Drive	Curren	t Load	,	<b>-</b>
Signal Mnemonic	Low (I <sub>OL</sub> )	High (l <sub>OH</sub> )	Low (I <sub>IL</sub> )	High (I <sub>IH</sub> )	Туре	Termination
AACK/	16mA	-5.2mA	-0.4mA	20µA	Three-State	510Ω pullup
ADR0/-ADRF/	32mA	-5mA	-0.4mA	50µA	Three-State	2.2kΩ pullup
ADR10/-ADR13/	N/A	N/A	-0.4mA	20µA	N/A	2.2kΩ pullup
BCLK/, CCLK/	60mA	-3mA	-0.5mA	100µA	TTL	220/330Ω on backplane*
BHEN/	N/A	N/A	-0.4mA	20µA	N/A	2.2kΩ pullup
BPRN1/-BPRN9/	20mA	−1mA	0	0	TTL	None
BREQ1/-BREQ9/	N/A	N/A	-3.2mA	80µA	N/A	1kΩ pullup
BUSY/	20mA	N/A	0	0	Open Collector	1kΩ pullup
CBRQ/	20mA	N/A	0	0	Open Collector	1kΩ pullup
DAT0/-DAT7/	20mA	-5mA	-0.95mA	230µA	Three-State	2.2kΩ pullup
DAT8/-DATF/	20mA	-5mA	-0.25mA	70µA	Three-State	2.2kΩ pullup
INH1/	48mA	N/A	-0.4mA	0	Open Collector	1kΩ pullup
INH2/	48mA	N/A	0	N/A	Open Collector	1kΩ pullup
INIT/	48mA	N/A	0	N/A	Open Collector	2.2kΩ pullup
INT0/-INT7/	40mA	N/A	-0.2mA	20µA	Open Collector	1kΩ pullup
IORC/, IOWC/	32mA	-2mA	-0.2mA	20µA	Three-State	1kΩ pullup
MRDC/, MWTC/	32mA	-2mA	-2mA	50µA	Three-State	1kΩ pullup
XACK/	16mA	~5.2mA	-0.4mA	20µA	Three-State	510Ω pullup

Table E-3. IPC Signal DC Characteristics

		••••••	=•,		
-					-

\*A 150 $\Omega$ /100pF series RC termination network is also installed on the backplane.

D:	Circal	Function	Currer	nt Drive	Curren	it Load
Pin	Signal	Function	Low (I <sub>OL</sub> )	High (I <sub>OH</sub> )	Low (I <sub>IL</sub> )	High (l <sub>1H</sub> )
1	PROT GND	Protective Ground			:	. 1
2	RxD (RS232)	Transmitted Data In			-4mA*	4mA*
3	TxD (RS232)	Received Data Out	6mA	-6mA		· ·
4	RTS (RS232)	Request to Send	6mA	-6mA		
5	CTS (RS232)	Clear to Send			-4mA*	4mA*
6	DSR (RS232)	Data Set Ready			-4mA*	4mA*
7	GND	Signal Ground		,		
8		Not Used				,
9		Not Used				•
10		Not Used		1. Jan 1.		
11		Not Used		: .		
12	RxD (CURRENT LOOP)	Transmitted Data In			<100µA (ON)	>16mA (OFF
13	TxD (CURRENT LOOP)	Received Data Out	>22mA (ON)	<100µA (OFF)		
14	TTY RDY	Same as DSR (pin 6)				
15	TxC	Transmit Clock				
16	DTR (CURRENT LOOP)	Data Terminal Ready (Reader Control)	<100µA (ON)	>22mA (OFF)	e e	
17	RxC	Receive Clock	• • •	•	-4mA*	4mA*
18		Not Used				
19		Not Used		•		
20	DTR (RS232)	Data Terminal Ready	6mA	-6mA		
21	DTR RET	Reader control Return (to -12V)				
22		Not Used				
23		Not Used	:			•
24	RXD RET (CURRENT LOOP)					
25	TxD RET (CURRENT LOOP)			· · ·		

# Table E-4. SERIAL CH1/TTY Pin Assignments (Connector J2)

Note: The required mating connector is a Cannon DEC-25P (or equivalent).
\*At 12.0 volts

. .

3

۲

Э

3r

Ŧ

Dim	Simol	Eurotian	Curren	it Drive	Currer	it Load
Pin	Signal	Function	Low (I <sub>OL</sub> )	High (I <sub>OH</sub> )	Low (I <sub>IL</sub> )	High (l <sub>IH</sub> )
1	PROT GND	Protective Ground				
2	TxD	Transmitted Data Out	6mA	-6mA		• ŀ
3	RxD	Received Data In			-1.7mA	1.7mA
4	RTS	Request to Send	6mA 👾	-6mA		
5	CTS	Clear to Send			-1.7mA	1.7mA
6	DSR	Data Set Ready		7	-1.7mA	1.7mA
7	GND	Signal Ground		· · · · ·		
8		Unassigned				م <sup>ت</sup> ر
9		Not Used		<b>4</b> •		
10		Not Used		•		,
11	+12V	+12V (requires jumper connection)			1	•
12		Not Used	ł		N. 1. 1	
13		Not Used	9		$\mathbf{P}^{(1)}_{ij} = \sum_{i=1}^{n} (\mathbf{p}^{(i)}_{ij})^{ij}$	•
14		Not Used	4;			
15	TxC	Transmit Clock			-1.7mA	1.7mA
16		Not Used				
17	RxC	Receive Clock		:	-1.7mA	1.7mA
18		Not Used				
19		Not Used		•		
20	DTR	Data Terminal Ready	6mA	-6mA		, i .
21		Not Used				<b>}</b>
22		Not Used				•
23	-12V	-12V (requires jumper connection)				
24	EXTTxC	External Transmit Clock	6mA	-6mA	1. 2 C	1
25	+5V	+5V (requires jumper connection			х	4

٠

Table E-5. SERIAL CH2 Pin Assignments (Connector J3)

Note: The required mating connector is a Cannon DEC-25P (or equivalent).

•

Pin	Signal	<b>-</b>	🔬 Curre	nt Drive	Current Load		<b>T</b>
		Function	Low (I <sub>OL</sub> )	High (I <sub>OH</sub> )	Low (I <sub>IL</sub> )	High (l <sub>IH</sub> )	Terminatio
1	DATA TRACK 1/	Output Data Bit 1	15mA	-1mA		ţ	1
2	DATA TRACK 2/	Output Data Bit 2	15mA	-1mA			
3	DATA TRACK 3/	Output Data Bit 3	15mA	−1mA		v (G.	i l
4	DATA TRACK 4/	Output Data Bit 4	15mA	-1mA			
5	DATA TRACK 5/	Output Data Bit 5	15mA	-1mA		- '	
6	DATA TRACK 6/	Output Data Bit 6	15mA	−1mA		i y	
7	DATA TRACK 7/	Output Data Bit 7	15mA	−1mA		<u>,</u>	pie,
8	DATA TRACK 8/	Output Data Bit 8	15mA	-1mA			1
9		Not Used			- 1		۲۰ <sup>۰</sup> , ۲۰
10	DIRECTION	<b>Direction Control</b>		-	-1		1kΩ pullur
11	PUNC COMMAND/	Punch Command	16mA	–800µA	, ,		1
12	PUNCH READY/	Punch Ready			-10.85μA	—7.4μA	470Ω pullu
13	SYSTEM READY/	System Ready			-10.85μA	—7.4μA	470Ω pullu
14	INPUT MODE SELECT	Select Input Mode					Ground
15	OUTPUT MODE SELECT	Select Output Mode		1	, , ,		Ground
16	CHASSIS GND	Chassis Ground					
17	CHASSIS GND	Chassis Ground	. •			4	(-*
18	GND	Ground					
19		Not Used			•		
20		Not Used			÷		
21		Not Used			13		
22		Not Used			* *1 # 4		
23	GND	Ground					
24		Not Used					
25	GND	Ground			· · · · · ·	A *	

Table E-6.	PT PUNCH Pin	Assignments	(Connector J4)
------------	--------------	-------------	----------------

 NOTE: \*Slash (/) after signal mnemonic denotes that signal is true when ≤0.4V.

 The required mating connector is a Cannon DEC-25P (or equivalent).

 Current values include pullup load.

E-7

2

>

Pin	Signal	Function	Current Drive		Curren	Tomologicali	
			Low ( <sub>OL</sub> )	High (I <sub>OH</sub> )	Low (I <sub>IL</sub> )	High ( <sub>IH</sub> )	Termination
1	DATA TRACK 1/	Input Data Bit 1			-0.75mA	-0.24mA	10KΩ pullup
2	DATA TRACK 2/	Input Data Bit 2	•		—0.75mA	-0.24mA	10K $Ω$ pullup
3	DATA TRACK 3/	Input Data Bit 3			-0.75mA	-0.24mA	10KΩ pullup
4	DATA TRACK 4/	Input Data Bit 4			-0.75mA	-0.24mA	10KΩ pullup
5	DATA TRACK 5/	Input Data Bit 5			-0.75mA	-0.24mA	10KΩ pullup
6	DATA TRACK 6/	Input Data Bit 6			-0.75mA	-0.24mA	10KΩ pullup
7	DATA TRACK 7/	Input Data Bit 7			-0.75mA	-0.24mA	10KΩ pullup
8	DATA TRACK 8/	Input Data Bit 8			—0.75mA	-0.24mA	10KΩ pullup
9	DATA READY/	Data Ready			—10.85mA	-7.4mA	470 pullup
10		Not Used					:
11	GND	Ground		:			
12	GND	Ground				• . •	
13	GND	Ground				, , ,	· · ·
14	SYSTEM READY/	System Ready			-10.85mA	-7.4mA	470 $Ω$ pullup
15		Not Used					
16	DR/	Paper Tape Drive Right	16mA	-800μA	<b>*</b> 1.4	×	
17	DL/	Paper Tape Drive Left	16mA				
18		Not Used					ì
19		Not Used					
20		Not Used					
21		Not Used					
22		Not Used					
23		Not Used					
24	GND	Ground					
25	CHASSIS GND	Chassis Ground					-11

 Table E-7. PT READER Pin Assignments (Connector J5)

NOTE: \*Slash (/) after signal mnemonic denotes that signal is true when ≤0.4V. The required mating connector is a Cannon DEC-25P (or equivalent). Current values include pullup load. ÷3

Pin	Signal	Function	Current Drive		Current Load		
			Low ( <sub>OL</sub> )	High (l <sub>OH</sub> )	Low (I <sub>IL</sub> )	High ( <sub>IH</sub> )	- Termination
1	DATA 1	Output Data Bit 1	15mA	-1mA		· ! ·	
2	DATA 2	Output Data Bit 2	15mA	— 1mA	· · · · ·	ι κάφη της του	. '
3	DATA 3	Output Data Bit 3	15mA	— 1mA			
4	DATA 4	Output Data Bit 4	15mA	— 1mA	Тъ.	• • • •	
5	DATA 5	Output Data Bit 5	15mA	— 1mA	al de la serie		
6	DATA 6	Output Data Bit 6	15mA	— 1mA	· ·	\$*3 *3	
7	DATA 7	Output Data Bit 7	15mA	—1mA		· · · · · · · · · · · · · · · · · · ·	112 - C
8	DATA 8	Output Data Bit 8	15mA	—1mA			· .
9	GND	Ground			. 7	•	÷ :
10	GND	Ground			, .	••	> 4
11	GND	Ground			• .		S. , .
12	GND	Ground					1
13		Not Used					· · · ·
14	LPT DATA STROBE/	Data Strobe	16mA	-800μA		:	,
15	GND	Ground				÷.,	
16	ACKNOWLEDGE/				—10.85mA	-7.4mA	470Ω pullup
17	BUSY/	Printer Busy			-10.85mA	—7.4mA	470 $Ω$ pullup
18		Not Used					
19	LPT CTL 1/	Control Line 1	16mA	-800μA	'1	<i>B</i> .	, ,
20	LPT CTL 2/	Control Line 2	16mA	800μA			• • •
21		Not Used		1			
22	SELECT/	Printer Select	· ·		-10.85mA	-7.4mA	470Ω pullup
23		Not Used		1	` ·	5, 1, m	
24		Not Used		<b>.</b> .		145 p.3	
25	CHASSIS GND	Chassis Ground				a stan	

# Table E-8. LINE PRINTER Pin Assignments (Connector J6)

NOTE: \*Slash (/) after signal mnemonic denotes that signal is true when  $\leq 0.4V$ . The required mating connector is a Cannon DEC-25P (or equivalent). Current values include pullup load.

5

\$

			Current Drive		Curren		
Pin	Signal	Function	Low ( <sub>OL</sub> )	High (I <sub>OH</sub> )	Low (I <sub>IL</sub> )	High ( <sub>IH</sub> )	Termination
1	GND	Ground	15 - <u>1</u> - 1	19 <b>143</b> 3			Ĭ
2	PPACK/	PROM Programmer Acknowledge			—10.6mA	-5.9mA	470ΚΩ े
			4 <u>.</u>	* <u>-</u>			pullup
3	PPRC1/	PROM Programmer Read Control Line 1	16mA	-800μA			
4	PPRC0/	PROM Programmer Read Control Line 2	16mA	-800μA			
5	PRD7/	PROM Read Data Bit 7		1 L A	-0.75mA	-0.24mA	10KΩ pullup
6	PRD6/	PROM Read Data Bit 6		1	-0.75mA	-0.24mA	10KΩ pullup
7	PRD5/	PROM Read Data Bit 5	٤.		—0.75mA	-0.24mA	10KΩ pullup
8	PRD4/	PROM Read Data Bit 4			—0.75mA	-0.24mA	10KΩ pullup
9	PRD3/	PROM Read Data Bit 3			-0.75mA	-0.24mA	10KΩ pullup
10	PRD2/	PROM Read Data Bit 2			-0.75mA	-0.24mA	10KΩ pullup
11	PRD1	PROM Read Data Bit 1			—0.75mA	-0.24mA	10KΩ pullup
12	PRD0/	PROM Read Data Bit 0			-0.75mA	-0.24mA	10KΩ pullup
13	GND	Ground					
14	INIT/	Initialize	16mA	-800μA			
15	PWD7/	PROM Write Data Bit 7	15mA	—1mA		2-	
16	PWD6/	PROM Write Data Bit 6	15mA	—1mA			
17	PWD5/	PROM Write Data Bit 5	15mA	—1mA			
18	PWD4/	PROM Write Data Bit 4	15mA	—1mA		5	
19	PWD3/	PROM Write Data Bit 3	15mA	—1mA			
20	PWD2/	PROM Write Data Bit 2	15mA	—1mA			
21	PWD1/	PROM Write Data Bit 1	15mA	—1mA			
22	PWD0/	PROM Write Data Bit 0	15mA	—1mA			
23	PPWC2/	PROM Programmer Write Control Line 2	16mA	-800μA			
24	PPWC1/	PROM Programmer Write Control Line 1	16mA	-800µA		· · · ·	
25	PPWC0/	PROM Programmer Write Control Line 0	16mA			· · · · · · · · · · · · · · · · · · ·	

 Table E-9.
 UPP Pin Assignments (Connector J7)

NOTE: \*Slash (/) after signal mnemonic denotes that signal is true when  $\leq$ 0.4V. The required mating connector is a Cannon DEC-25P (or equivalent).

na analos de la seconda de

· •

5

Current values include pullup load.

- 住た (ため)、 登録した - 「「「「「「」」、 「「」」、 「「」」