SYSTEM PROGRAMMER'S GUIDE

for the

TRS-80[®] Model 4/4P

using

Montezuma Micro CP/M[®] 2.2 Version 2.2x



TABLE OF CONTENTS

1. INTRODUCTION	1
2. THE SYSTEM PARAMETER BLOCK	3
3. I/O USING THE IOBYTE	5
4. THE KEYBOARD DRIVER	9
5. THE VIDEO DISPLAY DRIVER	
6. THE PARALLEL PRINTER DRIVER	13
7. THE SERIAL PORT DRIVER	
8. THE MEMORY DISK DRIVE	
9. DISK I/O	19
9.1. The Floppy Disk Driver	
9.2. DPB Extensions	
9.3. DCB Definitions	
9.4. Using the Disk Driver	
9.5. EXBIOS - EXtending the BIOS	
9.6. The Hard Disk Driver	
10. CP/M BOOTS	
10.1. The Cold Boot	
10.2. The Warm Boot	
11. PITFALLS AND TRAPS	
11.1. INTERRUPTS	
11.2. FEATURES UNIQUE TO THE Z80	27
11.3. RAM USAGE	2 8
12. INDEX	29
13. THE LISTING	31

1. INTRODUCTION

All of the information in this manual is copyrighted by Montezuma Micro, including the source code listings. The purpose of this manual is to provide you with the information necessary to modify the BIOS of your own copy of CP/M. Much like the service manual for a car, this document will show you how the BIOS works, and how you can use your own options with it. It will NOT teach you how to use CP/M and it will NOT teach you how to write assembly language programs for use with CP/M. If you bought it for that purpose you will be frustrated and confused. Let us state from the outset that this manual is for experienced programmers! We absolutely cannot and will not provide any telephone or written support for any modifications made to CP/M. In short, you are ON YOUR OWN and if the information you need can't be found in this manual it simply is not available from us.

Furthermore this manual is applicable to Montezuma Micro CP/M BIOS version 2.2x, where x is the patch level. When future versions of our CP/M are released the listings and possibly some of the information will no longer be valid. We make no promises of any kind as to the availability of a similar manual for future versions, and offer no "upgrades" of any kind on this document.

The BIOS listing which accompanies this manual was created using the **2500 A.D. Z80 Macro As** sembler. This assembler uses Z80 mnemonics, unlike the ASM assembler provided with CP/M which uses only 8080 codes. Without apology the author admits to a strong bias for the Zilog Z80 mnemonics, and a strong distaste for the Intel 8080 mnemonics. Only Zilog mnemonics will be used in this manual. The 2500 A.D. assembler is available from Montezuma Micro, and is highly recommended for Z80 programming.

Well, now that we have the preliminaries out of the way let's proceed!

2. THE SYSTEM PARAMETER BLOCK

MOVCPM is a very handy utility which makes it possible to change the size of CP/M so as to reserve space a the top of memory. Unfortunately this creates a major headache for the programmer who wants to write utilities to run under CP/M, since it is not possible to know exactly where in memory each individual copy of CP/M resides. Furthermore some parts of the BIOS may be relocated in the event of an update, necessitating the up date of all related utility programs.

To solve these problems we have collected all of the "need to know" information into a section of memory called the System Parameter Block (SPB). The relative location of this block within the BIOS is guaranteed not to change from one version of the BIOS to the next. Further, any additions to it will be made to the end so that relative offsets within the SPB will be good in future versions.

Location of the SPB within CP/M is very simple. It is always 48 bytes (0030H) past the Warm Boot vector in the BIOS. Since the address of the Warm Boot vector always follows the JMP instruction at memory location 0 the SPB can be found using this simple routine:

LD HL,(0001H) ;Get Warm Boot vector address

LD BC,0030H ;Set up offset to SPB ADD HL,BC ;HL now points to SPB

The remainder of this chapter will deal with the various fields of the SPB. All offsets are given in decimal. Conversion to hex is left as an exercise to the reader.

Offset 0

The first field of the SPB is a single byte which contains the standard system IOBYTE value set by the CONFIG utility. At each warm boot the contents of this byte are copied to location 3.

Offset 1

Acting as a flag, the contents of this byte tell the BIOS whether to display the CP/M banner after booting. Any non-zero value will cause the banner to be displayed, while zero suppresses it.

Offset 2

In this byte is stored the total number of disk drives, as set by CONFIG. It is never used by the BIOS, but may be of use to external utilities.

Offset 3

The current version of the CP/M BIOS is stored here as two BCD digits packed in a single byte. The first digit is the release number, which changes only upon a complete rewrite. The second is the revision level, which changes upon reassembly of the BIOS. In a fit of optimism the BIOS programmer set this byte to 20H, meaning 2.00. By the time release 2 was ready the revision level had crept up to 2, but the byte was left at 20H. Thus a value of 20H in this byte should be treated as being synonymous with 22H.

Offset 4

Access to disk drives in the BIOS is done using a data structure known as the Disk Parameter Header. It is discussed fully in the manual provided with your CP/M. To allow for the maximum 16 drives possible within CP/M (A: through P:) we have built a 32 byte table of DPH addresses within the BIOS. Whenever a drive is selected via BIOS call XX1BH its corresponding address in this table is

returned. Unused entries are set to 0000H. The two byte address contained in this offset of the SPB is the actual base address of the DPH table, i.e. the address of the address of the DPH for A:. By using relative offsets to this address utility programs may add logical drives to the DPH table. Simply store the address of the DPH of your logical drive at the corresponding entry in the table. Use extreme caution with drive M:, however. The BIOS disk read/write routines test for drive M: and transfer control to special driver coding for that case. Storing the DPH for any other drive in the M: slot will cause problems.

At boot time the DPH table is filled with zeroes and the slots for A:, B:, C:, and D: are filled with the addresses of the four DPHs resident within the BIOS. If the system has 128k of RAM the DPH for drive M: is also added to the table. When the system is booted from a hard disk a patch in the disk boot causes this table to be overwritten with the configuration specified when the hard disk driver was installed.

Offsets 6, 8, 10, and 12

These four offsets contain the two-byte addresses of the disk Device Control Blocks (DCB) for each of four possible floppy disk drives 0 through 3 respectively. The disk DCB, which will be discussed in depth in the DISK I/O section, is used to access a particular floppy drive and contains all the physical characteristics of that drive.

Offset 14

At this offset in the SPB is a two-byte address which points to the base of a table of device driver addresses. This table is used by the BIOS for all I/O except for disk and has been designed to simplify the installation of custom drivers. See I/O USING THE IOBYTE for full details.

Offset 16

The base address of the Keyboard Device Control Block (DCB) is found at this offset. See THE KEYBOARD DRIVER for information regarding the Keyboard DCB.

Offset 18

Here is the base address of the Video Display DCB. This data structure is fully explained in THE VIDEO DISPLAY DRIVER. One item of interest in this DCB is the current cursor location.

Offset 20

The base address of the Parallel Printer Port DCB is stored here. For a full explanation of the DCB see THE PARALLEL PRINTER DRIVER.

22

still contains the base address of the Serial Port DCB. See THE SERIAL PORT DRIVER for the details.

This is the end of the SPB, at least for now. Any extensions made in future versions of our CP/M BIOS will be made starting at offset 24, thereby retaining compatibility with programs written for earlier versions. You are encouraged to use this structure whenever you must "peek", "poke", or otherwise farkle with the BIOS. Doing so will make your life easier and could help to remove unsightly warts!

3. I/O USING THE IOBYTE

One of the optional features of CP/M 2.2 that we have implemented is the IOBYTE. The IOBYTE is a set of four two-bit (literally!) fields that can be manipulated to change the assignment of real devices (Keyboard, Serial Port, etc.) to logical devices (CONsole, Line PrinTer, etc.). By convention it resides in memory at location 3 (0003H for hard-core hexaphiles) and is structured like this:

Logical De	evice>	LST:	PUN:	RDR:	CON:
Bits Us	ed>	7, 6	5, 4	3, 2	1, 0
Decimal	Binary		Physica	l Device	
0	00	TTY:	TTY:	TTY:	TTY:
1	01	CRT:	PTP:	PTR:	CRT:
2	10	LPT:	UP1:	UR1:	BAT:
3	11	UL1:	UP2:	UR2:	UC1:

The logical devices referenced above are as follows:

LST: The LiST device, typically used in CP/M for hardcopy, is output only. Usually it is assigned to a printer.

PUN: The PUNch device reveals the origins of CP/M, back when a paper tape reader/punch was the norm for microcomputers. While such hardware is now relegated mainly to museums and junk yards, we still have this output (only) device to use as we see fit.

RDR:Like PUN:, the ReaDeR device is a throwback to those golden days of 1k RAM boards and Tiny BASIC. Use it as you wish for input (only) operations.

CON: Perhaps the most important device from an operational standpoint is the CONsole. It is the device from which CP/M gets its commands and to which it sends its output. You must be very careful in making assignments to this device, since mistakes can cause you to be unable to communicate with CP/M at all!

Now let's look at the case of physical devices, as defined within our CP/M:

TTY: Another relic from the Neanderthal age of computing is the TeleTYpe. This was a large, noisy machine consisting of a keyboard and a printer. It was able to send and receive data at the blazing speed of 10 characters per second. We have assigned this device to the Serial Port of the Model 4, since the original TTY was serial and you could actually connect one to this device if you really wanted to.

CRT: CRT stands for Cathode Ray Tube and as come to stand for just about any kind of terminal using video output. We have defined the CRT to be the Keyboard of the Model 4 on input and the Video Display on output.

PTP:Since there is no Paper Tape Punch on the Model 4 we have assigned this device to the Video Display. You could, of course attach a true paper tape punch to that port, but if you think about this sort of thing often you really ought to get professional help.

PTR:The Paper Tape Reader falls in the same category at the PTP. Since there (thankfully) is no such device on the Model 4 we use the Keyboard.

LPT: This device is the Line PrinTer, which could be either a serial or a parallel device. Since we already have TTY: for serial output LPT: is assigned to the parallel port. It is, by nature, output only.

UP1:UP2: UP1 and UP2 are user-defined punch devices. The BIOS maps both of these devices to a null driver which does nothing, but is never busy and will not hang up the system if used. Both of these devices are available for user- written drivers.

UR1:UR2: Like UP1 and 2 the UR1 and UR2 drivers are user-defined, but these are reader devices. The BIOS, as shipped, has both devices assigned to a null driver which provides only the end-of-file character Z as input, but will not hang up the system. Both are available for use with user-written drivers.

UL1: The UL1 device is a user-defined line printer. It is, by nature, output only and is assignable only to the LST: logical device. Interfacing of special output devices, e.g. a plotter, can be done using this device. As shipped this device is assigned to a null driver.

UC1:UC1 is the user-defined console device. If implemented it must provide both input and output capability. Unlike other user-defined devices, this one is preassigned to the Keyboard driver for input and the Video Display driver for output. This was done so that there would be no nasty loss of control should the device be accidentally assigned.

BAT:In olden times when computers were slow and I/O devices were even slower it was common to set up a "batch" of instructions for the machine, start it up, and leave for a two- week vacation. We have implemented the BATch device faithful to its original use. When input is taken from BAT: it actually comes from whatever is assigned to the RDR: device. Output to BAT: actually goes to the LST: device. As you can see BAT: is not a physical device, but merely a switch to change the assign ment of CON:

Now that we have seen just what devices are available, how do we go about actually installing a driver for one? Obviously you must first write the driver. What it does it up to you, but there are some conventions that must be followed if the driver is to work properly in CP/M. At minimum it must provide the following four functions:

Input Status

No parameters are required. If the device has input available it should return 0FFH in the A register, otherwise return 0.

Input Data

A byte of input is read from the device and returned in the A register. If no input is available this routine must wait until it is.

Output Data

The C register contains the byte of data to be output to the device. No value is returned to the caller after output.



The output device is tested for a busy condition. If it is busy a value of 0 is returned in the A register. Ready is indicated by a return of 0FFH in the A register.

Of course your device may not actually need all of the above routines, especially if it is input-only or output-only. Unused routines should be replaced with null driver code, so as to prevent problems should a calling routine do something stupid. A sample null device driver can be found in the BIOS listing.

Installation of a driver is not difficult. First you need to find a place in RAM to hold the driver. If it replaces an existing CP/M driver you may want to load it over the existing driver. Be sure that you don't overwrite other code if you do this! The safest method is to locate the driver either above or below CP/M. To load it above CP/M use MOVCPM to create a smaller system. This is preferable to loading it below CP/M, since that method makes the driver vulnerable to being destroyed by programs which use all of available memory. Once you have located the driver in RAM it is necessary only to install the addresses of the above four routines in the proper place within the Device Driver Address Table in the BIOS. The base address of this table can be obtained from offset 14 in the System Parameter Block (SPB) discussed previously. Each entry in this table consists of four two-byte ad dresses arranged in the following order:

Address of Input Status routine Address of Input Data routine Address of Output Data routine Address of Output Busy routine

Each device holds a particular entry in the table. The devices and their respective offsets are as follows:

Device	Offset	Device	Offset	Device	Offset
TTY:	0	CRT:	8	UC1:	16
LPT:	24	UL1:	32	PTR:	40
UR1:	48	UR2:	56	PTP:	64
UP1:	72	UP2:	80		

These offsets will be held constant in future versions of CP/M. It is unlikely that any new devices will be added, but should that happen the new devices would be added after all existing ones.

4. THE KEYBOARD DRIVER

The console device CON: is CP/M's main source of input other than disk. Most of the time the Model 4 keyboard serves as the primary input device for CON:.

At first glance the keyboard looks like a fairly simple device to interface with. Just scan the rows and see which key is being pressed, then return the ASCII value for that key. Unfortunately the problem is not that simple since you have to contend with SHIFT, CTRL, rollover, repeating keys, function keys, debounce, and a whole lot of other annoying stuff. Our methods for dealing with this chaos may be found in the keyboard driver portion of the BIOS listing. The purpose of this section of the manual is not to explain how the driver works, but rather to discuss the Keyboard Device Control Block (DCB).

The various fields of the Keyboard DCB will be discussed using the field name as shown on the BIOS listing, as well as the decimal offset that the field has from the base of the DCB.

KBDBUF - Offset 0

When the Keyboard driver is called to check for pending input it must scan the keyboard to see if a key is depressed. Since the status routine does not return the actual key value, but only a flag, it is possible that the key will no longer be depressed when the input routine is called to read it. To prevent that from happening any key that is found will be stored in this buffer. On future calls to the status routine if anything is in the buffer a 0FFH will be returned without doing another keyboard scan. Likewise the input routine always checks the buffer before scanning the keyboard for input. It is important to note that his buffer is for only one character and is not in any sense a type-ahead buffer.

KBDFKP - Offset 1

The function keys can be set up to deliver from 0 to 8 characters when pushed. Since only one character is transmitted on each call to the driver a way is needed for the driver to "remember" what the rest of the characters are. This is done using this two-byte pointer, which contains the address of the next character to be used as input.

On every call to the keyboard input routine KBDFKP is checked for a non-zero value. If it is found to be non-zero then a character is loaded from the address in KBDFKP. As long as the loaded character is not zero it is returned to the calling program just as though it had been typed. When a zero value is read KBDFKP is set to zero and the driver resumes keyboard scanning.

Although the function keys are located within the Keyboard Driver in the BIOS, it is possible to set KBDFKP to point to strings of "key input" in other parts of memory. This is exactly the technique used by *Monte's Window* to return Calculator results as keyboard input. There is no limit to the length of the pseudo keyboard input, but the last byte must be 0.

KBDHST - Offset 3

This 8 byte field is used to hold the results of previous scans of each of the 8 keyboard row lines. The information is used to lock out keys that were depressed on previous calls to the driver. Since these fields are necessary for the correct implementation of rollover and repeat it is strongly recommended that you don't mess with them!



KBDPKR - Offset 11 KBDPKI - Offset 12

KBDDLY - Offset 14

KBDRPT - Offset 16

These fields are all used in controlling the automatic repeat of a key held down more than a few seconds. Tweaking and other perverse manipulation is likely to have bad results!

KBDCLF - Offset 18

The Caps Lock Flag is used by the driver to remember whether the keyboard is locked into all upper case or not. Only bit 0 of this byte is actually used but care should be used to keep the other 7 bits set to 0. A value of 0 in this byte indicates that the keyboard is operating in normal upper/lower case, while a value of 1 says that it is locked into all-caps. This flag may be changed so long as the only values used are 0 and 1.

KBDCOD - Offset 19

All of the alpha keys are decoded "on the fly" using the scan information to generate ASCII codes immediately. This technique is not easily applied to the numeric and special function keys, so those are decoded using a table. The Keyboard Decode Table is divided into three entries of 24 bytes each. Each entry defines the following keys in this order:

0	1	2	3	4	5	6	7
8	9	:	;	,	-		/
ENTER	CLEAR	BREAK	UP	DOWN	LEFT	RIGHT	SPACE

The first entry defines the above keys used alone, i.e. without either SHIFT key or the CTRL key. Definitions for SHIFT in combination with these keys are in the second entry, and the last entry is for CTRL definitions. Obviously you can change these key definitions to virtually anything you want. We do offer a few recommendations. The ENTER key should produce a carriage return whether SHIFTed, CTRLed, or used alone. That's why our utilities don't allow it to be changed. It would probably also be a good idea for the normal and SHIFTed keys to produce the character inscribed on the keytop. Beyond that, have fun!

KBFKD - Offset 91

The Function Key Definition table contains the strings to be issued when any of the nine possible function key combinations is selected. This table has nine entries of nine bytes each. The first three correspond to unshifted F1, F2, and F3, while the next three are used for SHIFT/F1, SHIFT/F2, and SHIFT/F3. CTRL/F1, CTRL/F2, and CTRL/F3 are defined in the last three entries. Each definition string may be from 0 to 8 characters long, but the last byte in the string MUST be 0. That's the signal for the Keyboard driver to stop.

This concludes the Keyboard DCB. Since this data structure is used only by the BIOS Keyboard driver it need not be present for Keyboard drivers that you may write yourself. However the last two fields (KBDCOD and KBFKD) must be present at those offsets if the CONFIG utility is to be used with your driver. Field KBDFKP must be present for Monte's Window to work, and that product may not work at all if your Keyboard driver is not physically located in the BIOS memory space.



5. THE VIDEO DISPLAY DRIVER

The Video Display driver uses the Model 4 memory-mapped Video Display to emulate a Lear-Siegler ADM-3A terminal. Most CP/M compatible software expects the CON: device to be an ASCII terminal and the ADM-3A is one of the more common terminals in use, so this arrangement works well. At all times except when it is actually beig updated the Video Display RAM is kept switched out of the memory map. This allows BIOS code to occupy the same space and reduces the overall memory overhead on the system.

Operation of the Video Display Driver is uncomplicated and should be easy to follow in the BIOS listing. The main purpose of this section is to explain the Video Display Device Control Block (DCB). This discussion will use the field names from the listing and their offsets from the base of the DCB. As mentioned earlier the address of the Video Display DCB can be obtained from the System Parameter Block (SPB).

VDDCHR - Offset 0

Depending on the state of the Video Display the cursor character may be either an inverse-video form of the character under it or a wedge-shaped character. This field keeps the character under the cursor so that the driver may easily replace it when moving the cursor.

VDDROW - Offset 1

In this byte is stored the current cursor row address, which will have a value varying from 0 to 23. The top line of the screen is row 0. Programs may interrogate this field to "find" the cursor on the screen, but should not write to it as a means of moving the cursor. If you do the Video Display driver will not be able to erase the old cursor and you will soon have a display full of cursors with only one of them being real.

VDDCOL - Offset 2

The current cursor column address is stored in this byte. It will range from 0 to 79 with 0 being the leftmost column on the screen. As with VDDROW this field should be considered "read only".

VDDINV - Offset 3

Data may be displayed in normal video (white characters on black background) or inverse video (black characters on white background). The current video mode is kept in bit 7 of this byte. A value of 0 means normal video, while 1 (80 hex) means inverse. No other value should ever be put in this byte except 0 and 80H.

VDDESC - Offset 4 VDDESX - Offset 5

These fields are used in processing the ESCape sequence used for cursor positioning. They provide no useful information to external programs and should never be modified.

VDCXAT - Offset 6

This table is a series of 32 byte entries that correspond to the control codes from 0 to 31 (00H to 1FH). Originally the table consisted of two-byte addresses of service routines to process the various control codes. During the final stages of implementing release 2.00 of CP/M, though, the bytes got very scarce and this table was converted to 32 one-byte offsets in a desperate attempt to recover space. This makes it somewhat unstable for future versions, since it cannot span a 256 byte RAM boundary, and it should not be counted on in subsequent releases.



The reason for using the table was so that any unused video control codes could be assigned as duplicates of existing codes to possibly provide compatibility with other computers. In particular the Kaypro series can be closely emulated in this way. When using this table the offsets which are defined should be considered read-only, while the others may be modified as needed. Don't bank on this table working the same in future generations.

This concludes the Video Display DCB. You may replace the entire Video Display driver with one of your own design, but be advised that Monte's Window may not function correctly if the driver is not located in BIOS RAM space. Since part of the BIOS code resides in the Video RAM space you must also switch the Video RAM in and out of the map as the existing driver does.



6. THE PARALLEL PRINTER DRIVER

The Model 4 computer is equipped with a Centronics-compatible parallel printer port. Our CP/M BIOS provides a driver for this port with some options that are contained in a Device Control Block (DCB). Operation of the driver is quite simple and should be apparent from the BIOS listing. The purpose of this section is to describe the DCB used for this port. Each field of the DCB and its offset follows.

PPDPRV - Offset 0

The character last output to the printer is kept here. This is needed whenever a linefeed is output, since we may not wish to output it at all depending on what went before. Manipulating this byte probably serves no useful purpose to an external program.

PPDOPT - Offset 1

All options set by the CONFIG utility are stored here. At present there are only two options. Bit 0, if set to 1, indicates that linefeeds which follow carriage returns are not to be output. Setting this bit to 0 causes all linefeeds to be output normally. Bit 1 is used to control the simulation of the formfeed character (0CH). For printers which do not recognize that code setting this bit to 1 will cause it to be simulated by repeated linefeeds. To do this the page length in lines must be know, along with a count of how many lines have been printed already. That information is kept in the following two fields. Bits 2 through 7 of this byte are not, as yet, used but are reserved for future use.

PPDLCT - Offset 2

This contains the count of the number of lines left to print on the current page. It is decremented each time a linefeed is sent to the driver, even if the linefeed was not actually performed. Unless bit 1 of PPDOPT is set this field serves no purpose. It is reset to the value in the next field after each Warm Boot.

PPDPGL - Offset 3

The number of lines on one page is kept in this byte. Unless changed by CONFIG the default is 66, which is a standard eleven inch page at six lines per inch. At Warm Boot and end of page time this value is loaded into PPDLCT.

There are no more fields in the Parallel Printer DCB. If you choose to replace this driver you may choose to use the existing DCB just so you can have access to the CONFIG settings.



7. THE SERIAL PORT DRIVER

The Serial Port on the Model 4 provides a standard RS-232C interface for external devices. Unfortunately the only thing standard about RS-232C seems to be which lines are used for data and ground. All others tend to change from one manufacturer to another. We have attempted to create a driver that will deal with as many different configurations as possible, but it is by no means comprehensive. In this section we will describe how the DCB is used. Operation of the driver, which is quite short, should be apparent from the BIOS listing. As with all the other drivers in this manual, each field is listed by name and offset.

SPDINT - Offset 0

This three-byte field is actually an executable Z-80 instruction. It contains a JuMP (opcode C3H) to a routine which will initialize the Serial Port and return. We had to provide for this capability since a change in Serial Port parameters almost always requires that the port be reinitialized. At this time this routine is used by CONFIG and MODEM7 (version 7.31). The initialization routine must end with a RET instruction (C9H).

SPDOPT - Offset 3

All of the options for the serial port driver are contained in this byte as bit flags. Bit 0, if set, tells the driver not to output data until the CTS (Clear To Send) line goes true. Similarly bit 1 is used to suspend output until DSR (Data Set Ready) becomes true. Bits 2-7 are reserved, but not in use at this time. The CTS and DSR lines of the Serial Port have presented somewhat of a problem for many users. On output the RTS (Request To Send) and DTR (Data Terminal Ready) lines must be inverted by the software. Since CTS and DSR are essentially the same signals coming from the other end of the RS-232 link we also inverted them before testing. This caused problems for many users, especially those with serial printers that use the lines for handshaking. To correct the problem we came out with version 2.22. The only change in this version from 2.21 was the removal of the XOR 80H fol lowing SPBSY in the Serial Port driver, as well as the XOR 40H following SPBSY1. These two instructions were removed by storing two bytes of zero (the NOP instruction) over the XORs.

SPBBDR - Offset 4

A single byte containing the code to be output to the baud rate generator is stored here. It is actually output when SPDINT is called. See the *Model 4 Technical Reference Manual* (any version) for a list of the codes.

SPDCFG - Offset 5

When SPDINT is called the byte in this field is output to the UART control register to configure it. As with SPBBDR you can get the codes from the *Model 4 Technical Reference Manual*.

That's all there is to the Serial Port DCB. Although we do have the hardware handshake problem addressed with this driver, it does not handle the common XON-XOFF software protocol used by many devices. In any future revision this option would have a high priority. It was omitted due to RAM constraints.

8. THE MEMORY DISK DRIVE

One of the features added in release 2 of the CP/M BIOS was the enabling of the Memory Disk (Drive M:) automatically at boot time. In release 1 the driversfor the Memory Disk were not part of the BIOS, but were loaded externally below the CCP. This was a messy implementation since the CCP then had to remain resident, resulting in a smaller TPA, and the system configuration could not be saved using CONFIG. By moving the drivers into the BIOS both problems were solved.

During a CP/M Cold Boot (RESET button) a test is made to see if the system has 128k of memory installed. If it does the 64k expansion RAM is filled with E5H bytes to make it appear to CP/M as a blank disk, and the DPH for drive M: is installed in the DPH table. When no extra RAM is present the entry in the DPH table for drive M: is simply left zero-filled.

Several users have requested the ability to leave drive M: in an uninitialized state, so that data could be preserved from one boot to another, or even from one DOS to another. Of course this can only happen if power has been constantly turned on between boots. By patching a RET instruction (C9H) into BOOT2 in the BIOS you can prevent drive M: from being initialized. However this leaves no way to ever get it initialized, which must be done when the system is first powered up. In future revisions we will probably provide for drive M: to be preserved if we can establish that it contains a flag showing that it was set up correctly.

Other users have asked that drive M: be permanently disabled and not initialized at all. This can be done simply by changing the JR NZ (opcode 20H) at location EA8BH on the BIOS listing to JR (opcode 18H). Here, too, we will consider implementing this capability on future versions.

Although the actual drivers for reading and writing to drive M: are quite short they may not be readily understandable. The problem is the "magic" that occurs when the expansion RAM is switched in and out of the memory map. We used a special 128 byte buffer in the BIOS to hold records on their way to or from drive M:. After calculating the expansion bank and RAM address of the desired "sector" the required bank is switched into the map at location 0000H. The transfer is made using the BIOS buffer, and the bank is switched back out. Because the first 32k is involved in this the BIOS can NEVER reside in any part below address 8000H. In other words it must always be in the top 32k of RAM.

This section on the RAM disk has been included mainly for the curious. It is not recommended that any tinkering be done on this driver. Those who choose to do so anyway should be warned that some products, notably Monte's Window, may fail miserably if the RAM disk is farkled.



Page 17

9. DISK I/O

The code to control the disk drives is one of the main parts of the BIOS. CP/M is a disk-based operating system and makes frequent use of disk drives. Floppy disks are standard on the Model 4/4P, and you may also optionally attach a hard disk drive. Code for the floppy disk is an integral part of the BIOS, but hard disk drive require the installation of a separate driver. Since this driver takes 1k of space it is necessary to reduce the Temporary Program Area (TPA) of CP/M by 1k with MOVCPM to make room for the additional code.

Although both types of disk drivers will be discussed in this section primary emphasis will be on the floppy driver. No listing is provided for the hard disk driver since the code is very much unique to the type of hard disk drive used. The hard disk drive DCB will be explained in full.

9.1. The Floppy Disk Driver.

The standard disk Model 4/4P comes with two 40 track, single-sided disk drives, and can be equipped with two more external drives. One of the primary goals of the BIOS was to support any combination of disk drives and as many CP/M disk formats as possible. In this section we will describe the data structures used for disk I/O as well as the operation of the Floppy Disk driver itself.

Access to disk drives in CP/M is made using the Disk Parameter Header (DPH) and the Disk Parameter Block (DPB). Both of these structures are explained fully in David Cortesi's book *Inside CP/M*, which you got with your copy of CP/M. Our version of CP/M adds a few bytes to the end of the DPB and creates a new data structure called the Disk Device Control Block (DCB).

9.2. DPB Extensions

The standard CP/M DPB is 15 bytes long. Our additions fields follow the standard ones, preserving the original offsets. The added fields are:

DPBSPT - Offset 15

This byte contains the number of real sectors per track, NOT the number of 128 byte CP/M sectors per track. It is used mainly by external programs such as DUP who need to know this value for formatting purposes.

DPBSSZ - Offset 16

In this byte is stored a code which indicates the true size of a physical disk sector. Only the four IBM standard sizes are supported, using the following values:

00 = 128 bytes per sector

01 = 256 bytes per sector

02 = 512 bytes per sector

03 = 1024 bytes per sector

The value in this field is used both externally, mainly for formatting, and internally, in sector deblocking.



DPBDCB - Offset 17

This two-byte address points to the Device Control Block (DCB) of the physical disk drive assigned to this logical disk drive. By using a pointer, instead of putting the actual drive parameters in the DPB, we can assign two or more to the same physical drive. This saves trips to CONFIG when you need to use several different disk formats at the same time.

DPBOPT - Offset 19

A collection of bit flags is stored in this byte. These flags are normally set by CONFIG when establishing a format. Bit assignments are as follows:

- 7: Drive density
 - 0=Single, 1=Double
- 6: Drive sides
 - 0=Single sided, 1=Double sided
- 5: Drive stepping
 - 0=Normal, 1=Double step (on 80 track drive)
- 4: Data status
 - 0=Normal, 1=Inverted (Superbrain)
- 3: Sector numbering on double-sided drive
 - 0=Same numbers on each side of disk
 - 1=Side 1 continues where side 0 left off
- 2: Track numbering on double-sided drive
 - 0=Track numbers same on each side
 - 1=Even tracks on side 0, odd tracks on side 1
- 1: Side selection on double-sided drives
 - 0=Tracks map on alternating sides
 - 1=Tracks map first on side 0, then on side 1
- 0: Track usage on side 1 if bit t is set to 1
 - 0=Tracks run from track 0 to inner aost track
 - 1=Tracks run from innermost track back to track 0

It is our hope that these bits provide the means to access any toroid, no matter how strange. Bits 0 and twere initially unused, due to a make behalf on the pare to be 140S programmer that all double-sided formats alternated from side to side to be a stepping to a higher track. This was particularly embarrassing since one of our earlier versions. If P/M was among the ones that didn't follow this pattern. As a result the necessary code to be able to be condition was left out of the BIOS and had to be added later using a patch program called 2013108.

Most of the bits in the byte are used by the disk driver in the BIOS. Use extreme care in setting them, since the driver does not blindly do FO translated tracks and rectors, but rather makes decisions based on the parameters passed to it and the based on this base.

DPBDID - Offset 20

This last byte of the DPB is used to keep track of what format has been assigned to a drive. A value of zero is used to signal that the drive is not a floppy disk, although the floppy disk driver pays no attention to this field. Values from 1 to 128 refer to entries in the DISK.FDF file. Since that file is subject to change this byte may become unexpectedly obsolete and point to the wrong format definition. However BIOS space is very tight, and this byte is used by DUP and CONFIG only to extract the format description for the drive, so the danger is small.



There are four Disk DCBs, one for each of four possible physical drives on the Model 4. Conceivably one could add more, but it would serve no practical purpose. Since the DCB is assigned to a logical drive by a pointer in the DPB it is possible for one DCB to serve multiple logical drives.

DKDDVR - Offset 0

This first field in the DCB is actually a 3 byte Z80 JP instruction. The first byte is 0C3H, the opcode for JP, followed by the address of the disk driver. We used this technique so that it would be relatively easy to add other drives to the system, such as hard disk drives.

DKDSEL - Offset 3

Each of the drives on the Model 4 has a unique select address, indicated by setting one of the four low order bits. Only one bit should be set in this byte, corresponding to the physical address of the drive.

DKDATT - Offset 4

In this byte we use bit flags to keep track of the physical attributes of the drive. Bit assignments are:

7: 0=Single sided drive

1=Double sided drive

6: 0=5 1/4 inch drive

1=8 inch drive

5: Reserved

4: Reserved

3: Reserved

2: Reserved

1,0: Drive step rate code

0=6 ms, 1=12 ms, 2=20 ms, 3=30 ms

These bits are normally set by the CONFIG utility.

DKDSTD - Offset 5

This byte contains the start-up delay time for the drive in quarter seconds. It is arbitrarily set at 2, which gives 1/2 second of delay. This byte cannot be set by CONFIG, but must be set using DDT.

DKDSTL - Offset 6

After a seek operation it is necessary to give the head time to settle before attempting to read or write. The required settle time i milliseconds is stored here, initially set at 15. This byte cannot be changed except by direct patch.

DKDNTK - Offset 7

The number of tracks that a drive can physically access is stored here. The driver will not step to any track beyond this limit.



DKDPTO - Offset 8

Since the disk controller in the Model 4/4P has write precompensation controlled by software the driver must know when to turn it on. The value is not arrived at scientifically, but more by divine inspiration. In his experience the author has not had any problems using half the number of tracks plus 2, so that "magic" number is used here.

DKDCTK - Offset 9

With the potential for up to four drives in the system it is necessary for the driver to reset the current track in the disk controller when changing drives. The current track value is stored here, and is normally not written to. One exception is at cold boot time when 0FFH is written in this field for each DCB. A value of 0FFH forces the driver to restore the drive prior to doing any disk I/O.

DKDCSL - Offset 10

In addition to selecting a disk drive the hardware drive select register also sets the density, write precompensation, and side for the drive being accessed. Once all this information has been collected it is stored here for "refreshing" the drive select register.

DKDLTK - Offset 11

Most of the time the track number recorded on the disk will correspond to the track number that the drive read/write head is positioned over. On those occasions where this is not the case, e.g. an 80 track drive used with a 40 track format, this byte holds the logical track that is expected on the disk.

Although this DCB is used only by the BIOS Floppy Disk Driver and the CONFIG utility, it should not be changed. For other disk drivers you may want to create a DCB which meets the requirements of the drive. This was done when adding hard disk drives to CP/M.

9.4. Using the Disk Driver

It is quite possible to use the BIOS Floppy Disk Driver in external programs. The driver is capable of reading or writing a sector, but does not contain code for more exotic functions such as format. The calling setup is as follows:

A Contains function code

1 = Read sector

2 = Write sector

BC Contains track number (B should always be 0)

DE Contains sector number (D should always be 0)

This is the actual sector, i.e. interleave must


already be figured before calling the driver.

HL Contains address of data buffer

IX Contains address of DCB for selected drive

IY Contains address of DPB for selected drive

On return the A register contains the status read from the 17xx disk controller status register. All non-error bits are masked off so only error conditions need be checked for.



9.5. EXBIOS - EXtending the BIOS

As mentioned earlier all possible methods of accessing a disk in CP/M were not handled in the original BIOS. When this fact became known it was not possible to fix the problem with a simple patch due to the fact that the BIOS filled all but 3 bytes of the two tracks originally reserved for the system. The idea of adding another reserved track was rejected, due to the potential problems that it could cause for existing users. Therefore we decided to create a small program that would install the fix into BIOS memory after the system was booted, since it would remain in place until the next full reset.

The instruction where EXBIOS is "hooked" in is shown in the listing of the Floppy Disk Driver, after the label FDBEGN. At the end of the listing the code for the BIOS extension is given. Note that the CONFIG utility knows about EXBIOS and will remove it before saving the configuration to disk. This must be done since the portion of memory that the extension resides in will never be saved in the two reserved tracks. In the next revision this code will be absorbed back into the BIOS where it belongs.

9.6. The Hard Disk Driver

As good as CP/M is, the use of a hard disk drive makes it even better. With disk space in the millions of bytes instead of thousands you can have all of your favorite software available at once. Even better, programs load many times faster and all disk I/O is generally faster.

Like all good things, this convenience carries a price. Since a hard disk drive is not a part of the standard Model 4/4P computer it must be purchased separately. There are dozens of possible configurations, so the code to access the hard disk cannot be economically contained in the BIOS. MOVCPM is used to make a smaller CP/M (no larger than 63k) so that the extra space at the top of memory can be used for the hard disk driver code.

Montezuma Micro offers hard disk drivers for a broad range of hard disk drives, and the code varies according to the type of controller and drive used. For the convenience of external programs we have kept the DPB for hard drives the same as for floppies. The only real difference is in the DPBDID field, which is always set to 0 for a hard disk. Only the memory disk, drive M:, can have a format ID of 0.

The fields of the hard disk drive DCB are unique to that device, although the first field must be the same as that of the floppy disk drive. This is the only link that the BIOS has to the device driver. Here are the fields:

DKDDVR - Offset 0

Like the floppy disk driver, this field is actually a 3 byte JP instruction to the driver routine. The first byte contains 0C3H, and the last two contain the address of the entry point of the hard disk driver.



DKDSEL - Offset 3

This byte contains the drive select bits for the hard disk drive. The actual bit usage will vary from one controller to another, and is of importance only to the driver itself.

DKDCYL - Offset 4

This is a two-byte field containing the 16-bit count of cylinders on the hard disk. CP/M is oblivious to the cylinder concept and works only with tracks. Head positioning on hard disk drives, however, is done by cylinders. Some drivers use this field, others don't. We recommend that it be kept at this location in the DCB for the convenience of external utilities that may need such information.

DKDOFF - Offset 6

In this two-byte field is kept the 16-bit count of CP/M tracks that precede this logical drive on the physical hard drive. At first glance this might appear to be the same thing as field DPBOFF, but that field cannot be used if drive A: is to be located on any track but the very first track of the hard drive. To avoid such restrictions we let CP/M think that each logical hard drive is an entity all to itself, and use the DCB to sort out who lies where.

The above fields are more or less standard for our drivers. Some drivers may have additional fields in the DCB, but these are for driver use only. Any drivers of your own creation should include these standard fields as a minimum. Also your driver MUST use the same calling sequence as the floppy driver, with regard to registers, etc. If it doesn't the BIOS will not be able to call it correctly.



10. CP/M BOOTS

In addition to providing I/O drivers for CP/M the BIOS performs one other critical function, that of bootstrap loading the operating system. The term "boot" comes from the phrase "pulling yourself up by your own bootstraps." When the Model 4/4P is first powered up there is no software in RAM. The first level of boot is the ROM, which reads track 0, sector 1, of disk drive 0 into RAM beginning at 4300H. This sector must be in double density. It may be any length, although the 4P will insist on first loading the ROM image for any ize other than 256 bytes.

In CP/M there are two boot processes generally referred to as the Cold Boot and the Warm Boot. The Cold Boot is so named because it is activated when the machine is first turned on, i.e. is still "cold." At other times, usually between programs, a Warm Boot is performed. While the Cold Boot loads the entire CP/M operating system, including the BIOS, the Warm Boot loads only the CCP and the BDOS. The remainder of this section will discuss each of these two routines.

10.1. The Cold Boot

Once the boot sector has been loaded it will proceed to load the CCP, BDOS, and BIOS into their designated locations. Control is then given to the first BIOS vector, which in turn transfers to the label BOOT in the listing. The system stack is established at address 0000H. At first glance this may appear strange, but in fact when the stack is written to it is first decremented. This results in the stack pointer "wrapping around" to the top of memory so that the data is actually written t 0FFFFH downward.

The first order of business is do a complete reset of all I/O devices, mainly to initialize the associated DCBs, as well as to clear the RAM work areas used by the BIOS. Next drive A: is made the current drive, and the current track number is set invalid on all floppy drives. Drives A:, B:, C:, and D: are set up in the DPH table.

The next routine has been subject to some criticism by CP/M users. It first tests for the presence of the 128k RAM option. If found all 64k of the expansion RAM is set to 0E5H and drive M: is entered into the DPH table. Many users have requested that the RAM drive be formatted (i.e. filled with 0E5H bytes) ONLY if it is found to be corrupt. At present such a test would require a major change in the BIOS and more memory than is currently available. However we will consider this in the next revision.

Finally, if configured for it, the Cold Boot displays the opening "banner" announcing the CP/M size and version. Control then passes to the CCP, which issues the "A>" prompt and begins CP/M op eration. If the system was booted from a hard drive tModel 4P with Radio Shack hard disk only) the jump to the CCP is patched to return to the hard drive boot. There the DPH table is modified to reflect the drive configuration, both floppy and hard, and then the jump is made to the CCP.

10.2. The Warm Boot

Like the Cold Boot, the first thing the Warm Boot must do is to establish a stack. However this stack runs from 0080H to 00FFH. It cannot reside in high memory due to the use of the last 128 bytes by the disk I/O routines for internal stack space.

Next it clears the BIOS disk buffer. This step is very important, since different sizes of disk sectors are used. It is possible for a program to terminate with a write operation pending on the sector currently in the disk buffer. By making this call the Warm Boot can be sure that all pending writes have been serviced.

Next a "warm' reset is done. Essentially this just resets the device drivers.

The remainder of the Warm Boot code reloads the CCP and the BDOS from drive A:. Loading begins at track 0, CP/M sector 2, using the assumption that the DPB for A: contains valid information for deblocking. Some CP/Ms access the system tracks in a different manner from the rest of the disk (including version 1.xx of ours), but we have chosen to be consistent throughout the disk. It makes utility writing so much easier.

11. PITFALLS AND TRAPS

After examining what we have done in the BIOS you may be filled with an urge to improve on it. Before you go wading in with a flailing text editor we'd like to tip you off to a few things.

11.1. INTERRUPTS

Interrupts are truly wonderful things. With interrupts one computer can be made to appear to be doing several things at once. Then again they can also cause disasters of truly epic proportions, as well as introduce bugs that are tougher to kill than a New York Cockroach.

We have chosen not to implement interrupts in the BIOS. Why not? Well the first reason is the Model /4P hardware. It dictates that maskable interrupts will generate a ReSTart to location 38H. Coincidentally this is also RST 7 on the 8080, and it is used by some CP/M software, most notably DDT and other debug utilities. While we could release our CP/M with a modified version of DDT it is certain that other programs out there also use RST 7. One of the main goals for our CP/M was to be compatible with the rest of the world, and a conflict over a ReSTart address would make that goal unattainable.

A second reason for not interrupting has to do with memory management. The Model 4/4P has all sorts of memory map possibilities. Interrupting when the wrong map was in could create disaster, so elaborate locking schemes would be necessary to keep them turned off at critical times. This would mean a much larger BIOS, one which was not as robust.

What do we lose by not having interrupts? A keyboard type-ahead buffer is more difficult to do (but not impossible). A steady blinking cursor is real tough, and background I/O such as serial communications is all but impossible. This is only a partial list. There may be other things, too. Systems software is a constant trade-off situation. We are happy with the choices we have made.

11.2. FEATURES UNIQUE TO THE Z80

While thumbing through the listing you Z80 gurus may begin thinking "Hey, I could shorten this code up by using the IX register here, and the alternate registers there." No doubt you are right, but we have tried to avoid using Z80 features just because they are there.

In the early days of CP/M all programs were written for the 8080 and it was perfectly safe to use Z80 features without fear of overlap. This is no longer true. Newer programs, such as Turbo Pascal, use ALL of the Z80 features. Using them in the BIOS could lead to surprise crashes on a massive scale. Help stamp out unscheduled Cold Boots and be very conservative in your code.



11.3. RAM USAGE

While perusing CP/M literature you may notice the odd bit of RAM that is reserved for, but not used by, our BIOS. One example of this is locations 0040H through 004FH. It is reserved for the BIOS, but not referenced at all by ours.

Using this area would be unwise, however, because Monte's Window uses the fool out of it. There are other little cracks and crevices in the RAM above and below the BIOS. Enhancement architects are always looking for little crannies to stick their constructions into. Be very, very careful about using these since we sometimes need RAM, too, and we don't know or care what you have used a RAM "hole" for.

12. INDEX

K Assembler: 1 Keyboard driver: 4, 6, 9, 10 CAPS lock: 10 B Key definitions: 10 BIOS: 1, 3, 4, 6, 7, 9, 10, 11, 12, 13, 15, 17, 19, 20, L 22, 23, 24, 25, 26, 27, 28, 31 Boot: 3, 4, 13, 17, 22, 23, 25, 26, 27 Logical device: 5, 6 Cold: 17, 22, 25, 26, 27 M Warm: 3, 13, 25, 26 Memory disk: 17, 23 \mathbf{D} P DCB: 4, 9, 10, 11, 12, 13, 15, 19, 20, 21, 22, 23, 24, 25 Parallel printer driver: 13 Device control block: 4, 9, 13, 19, 20 Physical device: 5, 6 Device driver: 4, 7, 23 Device driver address table: 4 Device Parameter Block: 19 Serial port driver: 15 DPB: 19, 20, 21, 22, 23, 24, 26 SPB: 3, 4, 7, 11, 15 Device Parameter Header: 3 System Parameter Block: 3 DPH: 3, 4, 17, 25 BIOS version: 1 Disk I/O: 4, 19, 23, 26 Boot display: 25 Disk DCB: 4, 21 ${f E}$ DPH table: 4, 17, 25 **EXBIOS**: 20, 23 V Video Display DCB: 11 Floppy disk driver: 19, 22, 23 Control codes: 11, 12 Function keys: 9, 10 Cursor: 4, 11, 27 Hard disk driver: 4, 19, 23 Z80 features: 27 Z80 mnemonics: 1 Initialization: 15 Installation: 4, 7, 19 Interrupts: 27 IOBYTE: 3, 4, 5

13. THE LISTING

If you're a true System Programmer you've probably already been through the listing of the BIOS before reading the text. You may have noticed that there are some routines missing. For the most part these are mundane little service routines that are not significant to the operation of the BIOS as a whole. Our intent with this manual was not to give you every last byte of source code, but rather a tool with which you could interact with the BIOS.

The bottom line is "This is it!". Please don 't write or call us with sad stories about why you need this unpublished routine or that undocumented code. You won't get it. We have a lot of time and money invested in bringing our CP/M this far. Modesty tells us that it could be improved, but good business sense tells us that we should reserve the first option for making those improvements.

```
BIOS.ASM
               INPUT FILENAME:
               OUTPUT FILENAME:
                                BIOS.OBJ
                                General Definitions
TRS-80 Model 4 BIOS Version 2.00+
                      Copyright (c) (p) 1984
                      Montezuma Micro
                      P. O. Box 763009
                      Dallas, TX 75376-3009
                      All rights reserved
                This BIOS is written for Montezuma Micro CP/M 2.2.
                *********************
                   CP/M address constants
                 ******************
               BASE
                      EQU
                             ØD4ØØH
                                           ;Base for 64K system
ØØ D4
               CCP
                             BASE
                      EQU
                                           ;Base of CCP
00 D4
Ø6 DC
               BDOS
                      EQU
                             CCP+8Ø6H
                                           ;Base of BDOS
                             CCP+16ØØH
               BIOS :
                      EQU
                                           ;Base of BIOS
00 EA
               MSIZE
                             (BIOS+1200H)/1024+1; Memory size in K bytes
49 99
                      EQU
                >>---> WARNING: BIOS must be 8000H or higher!
                             ррорн
               WBJP
                      EQU
                                            ;BIOS Warm boot vector
ØØ ØØ
Ø3 ØØ
                      EQU
                             ØØØ3H
                                           ;System I/O byte
               IOBYTE
                                            ;System current disk drive
               CDISK
                      EQU
                             ØØØ4H
Ø4 ØØ
               DEFBUF
                             ØØ8ØH
                                            ;Default disk buffer
8Ø ØØ
                      EQU
               NRECS
2C ØØ
                      EQU
                             (BIOS-CCP)/128
                                           ; Number of warm boot recs
                 ********************
                 * Model 4 port addressess
                 ********************
               MEMCTL EQU
84 00
                                            ;Memory mapping port
                             84H
                      EQU
9Ø ØØ
               SOUND
                             9ØH
                                            ;Sound control port
EØ ØØ
               INTCTL
                      EQU
                             ØEØH
                                            ;Interrupt control port
               NMICTL
E4 ØØ
                     EQU
                             ØE4H
                                            ;Non-maskable interrupt ctrl
                                            ;Serial port reset
               SERRST
                      EQU
                             ØE8H
E8 ØØ
E9 ØØ
               SERBRG
                      EQU
                                            ;Serial port baud rate gen.
                             ØE9H
                             ØEAH
EA ØØ
               SERURT
                      EQU
                                            ;Serial port UART ctl/status
EB ØØ
               SERDAT
                      EQU
                             ØEBH
                                            ;Serial port data
EC ØØ
               MISCTL
                      EQU
                             ØECH
                                            ;Miscellaneous function port
FØ ØØ
               FDCCTL
                      EQU
                             ØFØH
                                            ;Disk command/status
F1 ØØ
               FDCTRK
                             ØF1H
                      EQU
                                            ;Disk track
F2 ØØ
               FDCSEC.
                      EQU
                             ØF2H
                                            ;Disk sector
                      EQU
F3 ØØ
               FDCDAT
                             ØF3H
                                            ;Disk data
F4 ØØ
               FDCSEL
                      EQU
                                            ;Disk select
                             ØF4H
F8 ØØ
               PARSDT.
                      EQU
                             ØF8H
                                            ;Parallel port status/data
                 *********************
                 * Model 4 data constants
                 *********************
8E ØØ
                      EQU
                             8EH
               KVMIN
                                            ;Keyboard/Video mapped in
8F ØØ
               KVMOUT
                      EQU
                             8FH
                                            ;Keyboard/Video mapped out
TRS-80 Model 4 BIOS Version 2.00+
                                Entry vectors & configuration data
                      ORG
                             BIOS
                                            ;Start BIOS code
                 ********************
                 * Standard BIOS jump vectors
                 ***********************
```

COMP H.D. LOP MACKU HOSERDLEN

EAØØ

```
FAMM
      LJ 4B EA
                               J٢
                                       RUUI
                                                       ; loid start
                               JP
                                       WBOOT
                                                       ;Warm start
EAØ3
      C3 61 EB
                               JP
                                                       ;Console status
                                       CONST
EAØ6
      C3 DØ EB
                               JP
                                       CONIN
                                                       ;Console character in
EAØ9
      C3 F2 EB
                               JP
                                       CONOUT
                                                       ;Console character out
EAØC
      C3 Ø2 EC
                               JP
                                       LIST
                                                       ;List character out
EAØF
      C3 1A EC
                               JP
                                       PUNCH
EA12
      C3 3E EC
                                                       ;Punch character out
      C3 52 EC
                               JP
                                       READER
                                                       ;Reader character in
EA15
                               JP
      C3 E5 F1
                                       HOME
                                                       ;Restore disk drive
EA18
      C3 78 F1
                               JP
                                       SELDSK
                                                        ;Select disk drive
EA1B
                               JP
EAIE
      C3 93 F1
                                       SETTRK
                                                       ;Set track number
      C3 9C F1
                               JP
                                       SETSEC
EA21
                                                       ;Set sector number
EA24
      C3 DD F1
                               JP
                                       SETDMA
                                                       ;Set DMA address
                                JP
EA27
      C3 ED F1
                                       READ
                                                        ;Read disk
                               JP
                                       WRITE
EA2A
      C3 24 F2
                                                        ;Write disk
      C3 2C EC
                               JP
                                       LISTST
                                                        ;List status
EA2D
                                       SECTRN
                                                        :Sector translation
EA3Ø
      C3 E2 F1
                                JP
                          ********************
                          * System Parameter Block
                              This block is used to contain configuration data of
                             a general nature that is required by the BIOS and
                         33 EA
                        SPB
                                EQU
                        SPBIOB
                               DEFB
                                       81H
                                                        ; IOBYTE: LPT, TTY, TTY, CRT +Ø
EA33
       81
                        SPBSOM
EA34
                               DEFB
                                        ØFFH
                                                        ;Display sign-on at boot +1
       FF
EA35
                                DEFB
       Ø2
                                                        ;Total # of disk drives
                                                                                 +2
EA36
       22
                                DEFB
                                        22H
                                                        ;BIOS version number
                                                                                 +3
EA37
       FD F6
                                DEFW
                                        DPHTBL
                                                        ;DPH table address
                                                                                 +4
                                DEFW
EA39
       55 F6
                                        DØDCB
                                                        ;Disk DCB Ø address
                                                                                 +6
EA3B
       61 F6
                                DEFW
                                        D1DCB
                                                        ;Disk DCB 1 address
                                                                                 +8
       6D F6
                                DEFW
                                        D2DCB
EA3D
                                                        ;Disk DCB 2 address
                                                                                 +10
EA3F
       79 F6
                                DEFW
                                        D3DCB
                                                        ;Disk DCB 3 address
                                                                                 +12
       73 EC
                                DEFW
                                        DDATBL
EA41
                                                        ;Device Driver Address
                                                                                 +14
                                                        ;Keyboard DCB
                                DEFW
EA43
       9A EE
                                        KBDCB
                                                                                 +16
EA45
       8D FØ
                                DEFW
                                        VDDCB
                                                                                 +18
                                                        ;Video Display DCB
       24 F1
                                DEFW
                                        PPDCB
EA47
                                                        ;Parallel Port DCB
                                                                                 +20
       72 F1
                                DEFW
                                        SPDCB
EA49
                                                        ;Serial Port DCB
                                                                                 +22
       TRS-80 Model 4 BIOS Version 2.00+
                                           Boot routines
                          ***********************
                          * BIOS Cold Start entry
                              Input: None
                              Output:
                                       None - System loaded into RAM
                          *********************
EA4B
       31 ØØ ØØ
                        BOOT
                                LD
                                        SP,ØØØØH
                                                        ;Set stack at top of RAM
EA4E
       CD D3 EC
                                CALL
                                        CRESET
                                                        ;Do a complete reset
                        ;
EA51
                                XOR
                                                        ;Current drive/USER=A/Ø
       AF
EA52
       32 Ø4 ØØ
                                        (CDISK),A
                                LD
EA55
                                LD
       32 3F EB
                                        (BANNRM),A
                                                        ;Kill drive M message
                        ;
EA58
       3D
                                DEC
                                                        ;Reset drive track history
       32 5E F6
EA59
                                LD
                                        (DØDCB+DKDCTK),A
EA5C
       32 6A F6
                                LD
                                        (D1DCB+DKDCTK),A
EA5F
       32 76 F6
                                LD
                                        (D2DCB+DKDCTK),A
EA62
       32 82 F6
                                LD
                                        (D3DCB+DKDCTK),A
EA65
       21 9C F5
                                LD
                                        HL, DPHA
                                                        ;Point HL at first DPH
       Ø1 1Ø ØØ
EA68
                                LD
                                        BC,16
                                                        ;BC=length of DPH
EA6B
       22 FD F6
                                LD
                                        (DPHTBL),HL
                                                        ;Set Drive A in DPHTBL
EA6E
       Ø9
                                ADD
                                        HL,BC
EA6F
       22 FF F6
                                LD
                                        (DPHTBL+2),HL
                                                          Drive B
EA72
       Ø9
                                ADD
                                        HL,BC
```

Page 34 - ©(p) Copyright 1985 by Montezuma Micro/JBO

EA/3 EA/6	22 Ø1 F/ Ø9		ADD	(DPHIBE+4),HE HL,BC	; Drive C
EA77 EA7A	22 Ø3 F7 21 ØØ ØØ	;	LD LD	(DPHTBL+6),HL HL,ØØØØH	; Drive D ;Point to start of RAM
EA7D EA7F	3E EF D3 84		LD OUT	A,KVMOUT+6ØH (MEMCTL),A	;Switch in expansion bank Ø
EA81 EA83	36 3C 3E 8F		LD LD	(HL),3CH A,KVMOUT	;Plug with inversion of C3H ;Switch back to main RAM
EA85 EA87	D3 84 7E		OUT LD	(MEMCTL),A A,(HL)	;Get test byte
EA88 EA8A	36 C3 BE		LD CP	(HL),ØC3H (HL)	;Replace in case it changed ;Is it unchanged?
EA8B EA8D	20 1E 3E EF		JR LD	NZ,BOOT1 A,KVMOUT+6ØH	;Go if changed - not 128K ;Switch in expansion bank Ø
EA8F EA91 EA94	D3 84 CD BA EA 29		OUT CALL ADD	(MEMCTL),A BOOT2 HL,HL	;Fill 32K with E5 bytes ;Set HL back to ØØØØH
EA95 EA97	3E FF D3 84		LD OUT	A,KVMOUT+7ØH (MEMCTL),A	;Switch in expansion bank 1
EA99 EA9C	CD BA EA 3E ØD		CALL LD	BOOT2 A,ØDH	;Fill 32K with E5 bytes ;Enable drive M message
EA9E EAA1 EAA4	32 3F EB 21 DC F5 22 15 F7		LD LD LD	(BANNRM),A HL,DPHM (DPHTBL+24),HL	;Set up DPH for M:
EAA7 EAA9	3E 8F D3 84		LD OUT	A, KVMOUT (MEMCTL),A	;Restore lower RAM map
EAAB EAAE	21 C2 EA 3A 34 EA	; BOOT1	LD LD	HL,BANNER A,(SPBSOM)	;Point to opening banner ;Check the signon flag
EAB1 EAB2 EAB5	B7 C4 Ø8 ED ØE ØØ .		OR CALL LD	A NZ,DISPLY C,Ø	;Display if requested ;Set default drive to A:
EAB7	C3 ØØ D4	;	JP	CCP	;Go to CP/M
EADA EABC	'36 E5 23	B00T2	LD INC	(HL),ØE5H HL	;Store an E5 byte ;Advance pointer
EABD EABF EACØ	CB 7C CØ 18 F8		BIT RET JR	7,H NZ BOOT2	Check bit 7 of address; Exit if at 32K; Keep filling
		; ; CP/M	signon b		, week triting
EAC2	1A Ø7 16 54 52 53 2D	BANNER	DEFB DEFB	1AH,Ø7H,16H 'TRS-8Ø Model 4	
EAC9 EACD	38 3Ø 2Ø 4D 6F 64 65 6C		טבו ט		
EAD1 EAD4	2Ø 34 2Ø 36 34		DEFB	MSIZE/10+'0',MS	
EAD6 EADA EADE	6B 2Ø 43 5Ø 2F 4D 2Ø 76 65 72 73 2Ø		DEFB	'k CP/M vers 2.	2
EAE2 EAE6	32 2E 32 2Ø 28 63 29 2Ø		DEFB	'(c) (p) 1982 D	igital Research Inc.'
EAEA EAEE	28 7Ø 29 2Ø 31 39 38 32				
EAF2 EAF6 EAFA	2Ø 44 69 67 69 74 61 6C 2Ø 52 65 73				
EAFE EBØ2	65 61 72 63 68 2Ø 49 6E				
EBØ6 EBØ8 EBØB	63 2E 15 ØD ØA 42 49 4F 53		DEFB DEFB	15H,ØDH,ØAH	
EBØF EB13	2Ø 76 65 72 73 2Ø 32 2E		UEFD	'BIOS vers 2.20	
-	• — —	© (1	p) Copyr	right 1985 by Moi	ntezuma Micro/JBO - Page 35

```
LDI/
       JJ JW LW
                                 DEFB
       28 63 29 20
                                          '(c) (p) 1984 Montezuma Micro/JBO'
EB1A
EB1E
       28 70 29 20
EB22
       31 39 38 34
EB26
       2Ø 4D 6F 6E
EB2A
       74 65 7A 75
EB2E
       6D 61 2Ø 4D
EB32
       69 63 72 6F
       2F 4A 42 4F
EB36
EB3A
       15 16 ØD ØA
                                  DEFB
                                          15H,16H,ØDH,ØAH,ØAH
EB3E
       ØA
                         BANNRM
EB3F
       ØØ
                                  DEFB
                                          '>>> Memory Drive M: '
                                  DEFB
EB4Ø
       3E 3E 3E 2Ø
EB44
       4D 65 6D 6F
       72 79 20 44
EB48
EB4C
       72 69 76 65
       2Ø 4D 3A 2Ø
EB5Ø
EB54
       16 45 4E 41
                                  DEFB
                                          16H, 'ENABLED', 16H
EB58
       42 4C 45 44
EB5C
       16
       ØD ØA ØA ØØ
EB5D
                                  DEFB
                                          ØDH, ØAH, ØAH, Ø
                           **********************
                           * BIOS Warm Start entry
                                Input: None
                                         None - System reloaded into RAM
                                Output:
EB61
       31 ØØ Ø1
                         WBOOT
                                  LD
                                          SP, DEFBUF+128
                                                           ;Use buffer for stack
EB64
       CD Ø7 F3
                                          CLBUF
                                  CALL
                                                           ;Clear the BIOS disk buffer
EB67
       CD EØ EC
                                  CALL
                                          WRESET
                                                           ;Do a warm reset
EB6A
       ØE ØØ
                                  LD
                                          C'0.
                                                           ;Select drive A:
EB6C
       CD 78 F1
                                  CALL
                                          SELDSK
EB6F
       Ø1 ØA ØØ
                                  LD
                                          BC, DPHDPB
                                                           ;Point HL at DPB
EB72
       Ø9
                                  ADD
                                          HL,BC
EB73
       7E
                                  LD
                                          A,(HL)
EB74
       23
                                  INC
                                          HL
EB75
                                          H,(HL)
       66
                                  LD
       6F
EB76
                                  LD
                                          L,A
EB77
       7E
                                  LD
                                                           ;Records/track to HL
                                          A,(HL)
       23
EB78
                                  INC
                                          HL
EB79
       66
                                          H,(HL)
                                  LD
EB7A
       6F
                                  LD
                                          L,A
EB7B
                                          (DSBRPT), HL
       22 34 F7
                                  LD
                                                           ;Save it
EB7E
       21 ØØ ØØ
                                  LD
                                          HL,Ø
                                                           ;Set starting track
EB81
       22 3Ø F7
                                  LD
                                           (DSBNTK),HL
EB84
       2E Ø2
                                  LD
                                                           ;Set up starting sector
                                          L,2
EB86
       22 32 F7
                                           (DSBNSC),HL
                                  LD
EB89
       21 ØØ D4
                                  LD
                                          HL,CCP
                                                            ;Set beginning DMA
EB8C
       22 25 F7
                                  LD
                                          (DSBDMA),HL
EB8F
       Ø6 2C
                                  LD
                                          B, NRECS
                                                            ;Set record counter
EB91
       C5
                         WBOOT1
                                  PUSH
                                                            ;Save record counter
                                          BC
EB92
       ED 4B 3Ø F7
                                  LD
                                          BC, (DSBNTK)
                                                            ;Set the track
EB96
       CD 93 F1
                                  CALL
                                          SETTRK
EB99
       ED 4B 32 F7
                                  LD
                                          BC, (DSBNSC)
                                                            ;Set the sector
EB9D
       CD 9C F1
                                  CALL
                                          SETSEC
EBAØ
       CD ED F1
                                  CALL
                                          READ
                                                            ;Read the record
EBA3
       B7
                                  OR
                                          Α
                                                            ;Any error?
EBA4
       2Ø BB
                                  JR
                                          NZ,WBOOT
                                                            ; If so start all over
EBA6
       21 3Ø F7
                                  LD
                                          HL, DSBNTK
                                                            ;Update sector #
EBA9
       CD 9Ø F2
                                          NXTSEC
                                  CALL
EBAC
       2A 25 F7
                                  LD
                                          HL, (DSBDMA)
                                                            ;Update DMA
EBAF
       Ø1 8Ø ØØ
                                  LD
                                          BC,128
EBB2
       Ø9
                                  ADD
                                          HL,BC
EBB3
       22 25 F7
                                  LD
                                           (DSBDMA),HL
```

Page 36 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
POP
                                      BC
                                                      ;Restore record counter
EBB6
      C1
                              DJNZ
                                                      ;Loop until complete
      1Ø D8
                                      WBOOT1
EBB7
                              LD
                                      A, (CDISK)
                                                      ;Get current drive #
EBB9
      3A Ø4 ØØ
EBBC
      E6 ØF
                              AND
                                      ØFH
                                                      ;Mask off user code
                              LD
                                                      ;Drive # to C
EBBE
      4F
                                      C,A
      CD 78 F1
                                                      ;Select it (validate)
EBBF
                              CALL
                                      SELDSK
                                      A,H
                                                      ;Check for validity
EBC2
      7C
                              LD
                              OR
EBC3
      B5
                               JR
                                                      ;Go if valid drive
EBC4
      20 03
                                      NZ,WBOOT3
                                                      ;Reset to USER Ø, A:
      32 Ø4 ØØ
                              LD
EBC6
                                      (CDISK),A
EBC9
       3A Ø4 ØØ
                              LD
                                      A, (CDISK)
                                                      ;Set User/Default Drive
                       WBOOT3
EBCC
      4F
                               LD
                                      C,A
                               JP
                                                      ;Go to CCP
                                      CCP+3
EBCD
      C3 Ø3 D4
       TRS-80 Model 4 BIOS Version 2.00+ I/O routines for CON: device
                         *******************
                         * Report console status
                             Input: None
                             Output: A=FFH if input present
                                       ØØH if no input present
      CD 12 EC
                                      CONIOB
                                                      Get CON IOBYTE
EBDØ
                       CONST
                               CALL
EBD3
       28 ØB
                               JR
                                      Z,CONST1
                                                      ;Go if BAT status
                                      IODSP
                                                      ;Call I/O dispatcher
EBD5
      CD 64 EC
                               CALL
                                      TTYSTS
EBD8
                               DEFW
      73 EC
                                                        TTY status
                                      CRTSTS
                                                        CRT status
EBDA
      7B EC
                               DEFW
                                      NULSTS
EBDC
      CB EC
                               DEFW
                                                        BAT status (Dummy entry)
                               DEFW
                                      UC1STS
EBDE
      83 EC
                                                        UC1 status
EBEØ
       3A Ø3 ØØ
                       CONST1
                                      A, (IOBYTE)
                                                      ;Get the IOBYTE
                               LD
EBE3
                               RRCA
                                                      ; Isolate RDR bits
       ØF
EBE4
       ØF
                               RRCA
EBE5
       E6 Ø3
                               AND -
                                      Ø3H
EBE7
       CD 64 EC
                                      IODSP
                                                      ;Call I/O dispatcher
                               CALL
EBEA
      73 EC
                               DEFW
                                      TTYSTS
                                                        TTY status
EBEC
                               DEFW
      9B EC
                                      PTRSTS
                                                        PTR status
EBEE
       A3 EC
                               DEFW
                                      UR1STS
                                                        UR1 status
EBFØ
       AB EC
                               DEFW
                                      UR2STS
                                                        UR2 status
                         ************************
                         * Console input
                            Input: None
                                                                                *
                                     A=Character input from console
                             Output:
                         **********************
       CD 12 EC
                       CONIN
EBF2
                               CALL
                                      CONTOB
                                                      ;Get CON IOBYTE
EBF5
      28 5B
                               JR
                                      7, READER
                                                      ;Go if BAT
EBF7
       CD 64 EC
                               CALL
                                      IODSP
                                                      ;Call I/O dispatcher
                               DEFW
                                      TTYINP
EBFA
       75 EC
                                                         TTY input
                                                        CRT input
EBFC
       7D EC
                               DEFW
                                      CRTINP
       CD EC
EBFE
                               DEFW
                                      NULINP
                                                        BAT input (Dummy entry)
       85 EC
ECØØ
                               DEFW
                                      UC1INP
                                                         UC1 input
                         *********************
                         * Console output
                             Input: C=Character to be output to console
                             Output: None
                         **********************
ECØ2
       CD 12 EC
                       CONOUT
                               CALL
                                                      Get CON IOBYTE
                                      CONIOB
       28 13
ECØ5
                               JR
                                      Z,LIST
                                                      ;Go if BAT
ECØ7
       CD 64 EC
                                      IODSP
                               CALL
                                                      ;Call I/O dispatcher
ECØA
       77 EC
                               DEFW
                                      TTYOUT
                                                        TTY output
ECØC
       7F EC
                               DEFW
                                      CRTOUT
                                                        CRT output
ECØE
       CC EC
                               DEFW
                                      NULOUT
                                                         BAT output (Dummy entry)
EC1Ø
       87 EC
                               DEFW
                                      UC10UT
                                                         UC1 output
```

```
* Return CON IOBYTE value
                          Input: None
                          Output: A=CON iobyte value, Z flag set if BAT
                     CONTOB LD
                                   A, (IOBYTE)
                                                  Get the IOBYTE
EC12
      3A Ø3 ØØ
                                                  ; Isolate CON bits
EC15
      E6 Ø3
                            AND
                                    Ø3H
                                                  ;Check for BAT
EC17
      FE Ø2
                            CP
                                    Ø2H
                            RET
EC19
      C9
      TRS-80 Model 4 BIOS Version 2.00+ I/O routines for LST: device
                       **********************
                       * Output character to LST device
                           Input: C=character to be output
                           Output: None
                                      **************
EC1A
      3A Ø3 ØØ
                     LIST
                                    A, (IOBYTE)
                            LD
                                                  ;Get the IOBYTE
                                                  :Isolate LST bits
EC1D
                            RLCA
      Ø7
EC1E
                            RLCA
      Ø7
EC1F
      E6 Ø3
                            AND
                                    Ø3H
                                    IODSP
EC21
      CD 64 EC
                            CALL
                                                  ;Call I/O dispatcher
                                                  ; TTY output
EC24
                            DEFW
                                    TTYOUT
      77 EC
EC26
                            DEFW
      7F EC
                                   CRTOUT
                                                    CRT output
EC28
                                                    LPT output
      8F EC
                            DEFW
                                   LPTOUT
EC2A
      97 EC
                                    UL10UT
                                                     UL1 output
                            DEFW
                       **********************
                         Return LST status
                           Input: None
                           Output: A=LST status
                       ***********************
EC2C
      3A Ø3 ØØ
                                    A, (IOBYTE)
                     LISTST LD
                                                  Get the IOBYTE
EC2F
      Ø7
                                                  ; Isolate LST bits
                            RLCA
EC3Ø
                            RLCA
      Ø7
EC31
      E6 Ø3
                            AND
                                    Ø3H
EC33
      CD 64 EC
                            CALL
                                    IODSP
                                                  ;Call I/O dispatcher
EC36
      79 EC
                            DEFW
                                                     TTY busy
                                    TTYBSY
EC38
                            DEFW
                                                     CRT busy
      81 EC
                                    CRTBSY
EC3A
      91 EC
                            DEFW
                                    LPTBSY
                                                    LPT busy
EC3C
      99 EC
                            DEFW
                                    UL1BSY
                                                     UL1 busy
      TRS-80 Model 4 BIOS Version 2.00+
                                      I/O routines for PUN: device
                       *********************
                       * Output character to PUN device
                           Input: C=character to output
                                                                          *
                           Output:
                                   None
                       ***********************
EC3E
                     PUNCH
      3A Ø3 ØØ
                            LD
                                    A, (IOBYTE)
                                                  ;Get the IOBYTE
EC41
                            RLCA
      Ø7
                                                  ; Isolate PUN bits
EC42
      Ø7
                            RLCA
EC43
      Ø7
                             RLCA
EC44
                             RLCA
      Ø7
EC45
      E6 Ø3
                            AND
                                    Ø3H
EC47
      CD 64 EC
                             CALL
                                    IODSP
                                                  ;Call I/O dispatcher
EC4A
      77 EC
                            DEFW
                                    TTYOUT
                                                     TTY output
EC4C
      B7 EC
                            DEFW
                                    PTPOUT
                                                     PTP output
EC4E
      BF EC
                            DEFW
                                    UP10UT
                                                    UP1 output
EC5Ø
      C7 EC
                             DEFW
                                    UP2DUT
                                                     UP2 output
```

```
TRS-89 Model 4 BIOS Version 2.99+ I/O routines for RDR: device
                         ***********
                         * Input from RDR device
                             Input: None
                             Output: A=character input
                         *******************
                                                      ;Get the IOBYTE
                                      A, (IOBYTE)
                       READER LD
EC52
      3A Ø3 ØØ
                                                      ; Isolate RDR bits
EC55
                              RRCA
      ØF
                              RRCA
EC56
      ØF
EC57
      E6 Ø3
                              AND
                                      Ø3H
                              CALL
                                      IODSP
                                                      ;Call I/O dispatcher
EC59
      CD 64 EC
                              DEFW
                                                        TTY input
EC5C
      75 EC
                                      TTYINP
                                      PTRINP
                                                        PTR input
                              DEFW
EC5E
      9D EC
                              DEFW
                                      UR1INP
                                                         UR1 input
      A5 EC
EC6Ø
                               DEFW
                                      UR2INP
                                                         UR2 input
EC62
      AD EC
      TRS-89 Model 4 BIOS Version 2.89+ General BIOS subroutines
                         **********************
                          I/O dispatch routine
                             Input: A=Device code (\emptyset-3)
                                     (SP)=pointer to address table
                             Output:
                                     None - goes to device routine
                                                         ************
                       IODSP
EC64
                               POP
      E1
                                                      ;Table pointer to HL
                                       HL
EC65
      87
                               ADD
                                      A,A
                                                      ;Compute offset
EC66
       5F
                                      E,A
                                                      ;Move offset to DE
                               LD
EC67
       16 ØØ
                               LD
                                       D,Ø
EC69
                               ADD
                                      HL, DE
       19
                                                      ;Point to address
EC6A
       5E
                               LD
                                                      ;DE=vector pointer
                                      E,(HL)
EC6B
                               INC
       23
                                      HL
                                      D,(HL)
EC6C
       56
                               LD
EC6D
                               EX
       EB
                                      DE,HL
                                                      ;HL=vector pointer
EC6E
       5E
                               LD
                                                      ; Vector to DE
                                       E,(HL)
                               INC
EC6F
       23
                                      HL
EC7Ø
       56
                               LD
                                       D,(HL)
EC71
       EB
                               EX
                                       DE,HL
                                                      ;HL=driver address
EC72
                               JP
       E9
                                       (HL)
                                                      ;Exit to device driver
                         ***********************
                         * Device Driver Address Table
       73 EC
                       DDATBL EQU
                         TTY definitions
EC73
       28 F1
                       TTYSTS
                               DEFW
                                       SPSTS
                                                      ;Serial port status
EC75
       3Ø F1
                       TTYINP
                               DEFW
                                       SPINP
                                                      ;Serial port input
EC77
       3B F1
                                                      ;Serial port output
                       TTYOUT
                               DEFW
                                       SPOUT
EC79
                               DEFW
       44 F1
                       TTYBSY
                                       SPBSY
                                                      ;Serial port busy
                         CRT definitions
EC7B
       51 ED
                       CRTSTS
                               DEFW
                                       KBSTS
                                                      ;Keyboard status
EC7D
       61 ED
                               DEFW
                       CRTINP
                                       KBINP
                                                      ;Keyboard input
EC7F
       46 EF
                       CRTOUT
                               DEFW
                                       VDOUT
                                                      ;Video output
EC81
       DØ EC
                       CRTBSY
                               DEFW
                                       NULBSY
                                                      ;Null busy
                         UC1 definitions
EC83
                       UC1STS
                                       KBSTS
       51 ED
                               DEFW
                                                      ;Keyboard status
EC85
                       UC1INP
                               DEFW
       61 ED
                                       KBINP
                                                      ;Keyboard input
EC87
       46 EF
                               DEFW
                       UC10UT
                                       VDOUT
                                                      ;Video output
EC89
       DØ EC
                       UC1BSY
                               DEFW
                                       NULBSY
                                                      ;Null busy
```

		; LPT definition	ons	
EC8D EC8F	CB EC CD EC BF FØ B3 FØ	LPTSTS DEFW LPTINP DEFW LPTOUT DEFW LPTBSY DEFW	NULSTS NULINP PPOUT PPBSY	;Null status ;Null input ;Parallel port output ;Parallel port busy
		; UL1 definition	ons	
EC93 EC95 EC97 EC99	CB EC CD EC BF FØ B3 FØ	ULISTS DEFW ULINP DEFW ULIOUT DEFW ULIBSY DEFW	NULSTS NULINP PPOUT PPBSY	;Null status ;Null input ;Parallel port output ;Parallel port busy
		; PTR definiti	ons	•
EC9B EC9D EC9F ECA1	51 ED 61 ED CC EC DØ EC	PTRSTS DEFW PTRINP DEFW PTROUT DEFW PTRBSY DEFW	KBSTS KBINP NULOUT NULBSY	;Keyboard status ;Keyboard input ;Null output ;Null busy
		; UR1 definiti	ons	
ECA3 ECA5 ECA7 ECA9	28 F1 30 F1 3B F1 44 F1	URISTS DEFW URIINP DEFW URIOUT DEFW URIBSY DEFW ;	SPSTS SPINP SPOUT SPBSY	;Serial port status ;Serial port input ;Serial port output ;Serial port busy
		; UR2 definiti	ons 	
ECAB ECAD ECAF ECB1	28 F1 30 F1 3B F1 44 F1	ÚR2STS DEFW UR2INP DEFW UR2OUT DEFW UR2BSY DEFW	SPSTS SPINP SPOUT SPBSY	;Serial port status ;Serial port input ;Serial port output ;Serial port busy
		; PTP definiti	ons	
ECB3 ECB5 ECB7 ECB9	CB EC CD EC 46 EF DØ EC	PTPSTS DEFW PTPINP DEFW PTPOUT DEFW PTPBSY DEFW	NULSTS NULINP VDOUT NULBSY	;Null status ;Null input ;Video output ;Null busy
		; UP1 definiti	ons	
ECBB ECBD ECBF ECC1	28 F1 3Ø F1 3B F1 44 F1	ÚPISTS DEFW UPIINP DEFW UPIOUT DEFW UPIBSY DEFW	SPSTS SPINP SPOUT SPBSY	;Serial port status ;Serial port input ;Serial port output ;Serial port busy
		; UP2 definiti	ons	
ECC3 ECC5 ECC7 ECC9	28 F1 30 F1 3B F1 44 F1	UP2STS DEFW UP2INP DEFW UP2OUT DEFW UP2BSY DEFW	SPSTS SPINP SPOUT SPBSY	;Serial port status ;Serial port input ;Serial port output ;Serial port busy
		; * Null device; * Input: ; * Output:	e drivers None expected None	**************************************
ECCB ECCC ECCD ECCF ECDØ	AF C9 3E 1A C9 3E FF	NULSTS XOR NULOUT RET NULINP LD RET NULBSY LD	A A,1AH A,ØFFH	;Null status ;Null output ;Null input ;Null busy

Page 40 - ©(p) Copyright 1985 by Montezuma Micro/JBO

TRS-80 Model 4 BIOS Version 2.00+ Device driver for Keyboard ********************* * Keyboard device drivers Input: None Dependent on function Output: Return keyboard status in A **KBSTS** LD A, (KBDBUF) ;Check key buffer **ED51** 3A 9A EE OR **ED54 B7** JR NZ, KBSTS1 **ED55** 2Ø Ø7 ;Go if key there KBSCAN ;Scan the keyboard **ED57** CD 6F ED CALL ED5A 68 RET ;Exit if no key LD ED5B 32 9A EE (KBDBUF),A ;Save the key found ED5E KBSTS1 F6 FF OR ØFFH ;Set status RET ED6Ø C9 Input from keyboard & return key in A **KBINP** ED61 21 9A EE LD HL, KBDBUF ;Point to key buffer **ED64** 7E LD A,(HL);Empty it $(HL),\emptyset$ **ED65** 36 ØØ LD **ED67** OR **B7** ;Check for key **ED68** RET ΝZ ;Exit if found CØ **ED69** CD 6F ED KBINP1 CALL **KBSCAN** ;Scan the keyboard ED6C JR Z,KBINP1 ;Loop if no key 28 FB RET ED6E C9 General keyboard scan - key returned in A if found F3 ED6F **KBSCAN** DI ;No interrupts! ED7Ø ;Switch Keyboard into RAM 3E 8E LD A, KVMIN **ED72** D3 84 OUT (MEMCTL),A **ED74** CD 24 EE CALL **KBFKC** ;Check function keys **ED77** C2 1C EE JP NZ,KBSCNX ;Go if key found ED7A 11 Ø1 F4 KBSCNI LD DE,ØF4ØIH ;Point to first row ED7D Ø6 ØØ LD B, Ø ; Initialize row # ED7F 21 9D EE HE, KBDHST ;Point DE at history table 10 KB5C42 :Strobe the keyboard ED82 1A 1 [) Λ (M) ED83 4F $\{\hat{x}_{ij},\hat{x}_{ij}\}$ 10 ;Save strobe in C **ED84** ;Mask off prior keys ΑE (40) XOR ED85 [] /1 (19.),(;Save current scan ED86 Al AND ;Mask released keys ED87 2Ø 3D NZ, KBSCN4 JR ;Go if any key pressed **ED89** 04 INC ;Update row # В ED8A 23 INC 111. ;Update history pointer ED8B CB Ø3 RLC ; Move to next key row ED8D F2 82 ED JP P,KBSCN2 ;Loop if any rows left ED9Ø 3A A5 EE (1.1)A, (KBDPKR) ;Point DE at Prv Key Row **ED93** 5F LD E,A **ED94** 1A LD A,(DE);Scan the row again ED95 4F LD C,A ;Save the scan **ED96** 2A A6 EE LD HL, (KBDPKI) ;Point HL at Prv Key Image **ED99** 7E LD ;Get previous image A,(HL)ED9A A1 AND ;Key still down? C ED9B 2Ø ØD JR NZ, KBSCN3 ;Go if yes ED9D ED 62 SBC HL,HL ;Clear Repeat Counter ED9F 22 AA EE LD (KBDRPT),HL EDA2 21 ØØ Ø8 LD HL,Ø8ØØH ;Reset Delay Counter EDA5 22 A8 EE LD (KBDDLY),HL EDA8 18 72 JR **KBSCNX** Exit with no key **EDAA** AF KBSCN3 XOR ;Clear carry & A Α

*

FNAR	FR		ĽΛ	UL, ML	inistory pointer to be
EDAC	2A AA EE	•	LD	HL, (KBDRPT)	Repeat counter to HL
EDAF	23		INC	HL	;Increment the count
EDBØ	22 AA EE		LD	(KBDRPT),HL	;Save the counter
EDB3	ED 4B A8		LD	BC, (KBDDLY)	Get the delay value
	ED 40 A0	L-L-	SBC	HL,BC	;Delay long enough?
EDB7					
EDB9	38 61		JR	C,KBSCNX	;Exit if no time-out
EDBB	12		LD	(DE),A	;Clear history for rescan
EDBC	22 AA EE		LD	(KBDRPT),HL	;Save zeroed counter
EDBF	2E 8Ø		LD	L,8ØH	;Set short delay
EDC1	22 A8 EE		LD	(KBDDLY),HL	
EDC4	18 B4		JR	KBSCN1	;Go scan again
EDC6	4F	KBSCN4	LD	C,A	;True scan to C
EDC7	CD 84 EE		CALL	KBDBN	;Do debounce delay
EDCA	28 5Ø		JR	Z,KBSCNX	Exit if no key
EDCC	7B		LD	A,E	;Save row bit
EDCD	32 A5 EE		LD	(KBDPKR),A	
EDDØ	22 A6 EE		LD	(KBDPKI),HL	;Save image pointer
EDD3	CB 2Ø		SLA	B	;Multiply row # by 8
EDD5	CB 2Ø		SLA	В	
EDD7	CB 2Ø		SLA	В	
EDD9	Ø5		DEC	B	Precomp for shift
EDDA	Ø4 ·	KBSCN5	INC	В	;Update char position
EDDA	CB 39	KDJUNJ	SRL	C	;Shift strobe bit left 1
					;Loop till it falls off
EDDD	3Ø FB		JR	NC, KBSCN5	· · · · · · · · · · · · · · · · · · ·
EDDF	21 A4 EE		LD	HL, KBDHST+7	;Point HL at control image
EDE2	78 55 20		LD	A,B	;Get table offset
EDE3	FE 20		CP	32	;In alpha keys?
EDE5	3Ø 1B	•	JR	NC,KBSCN6	;Go if not
EDE7	CB 56		BIT	2,(HL)	;Control pressed?
EDE9	20 31	,	JR	NZ, KBSCNX	;Exit if yes
EDEB	CB FØ		SET	6,B	;Convert offset to ASCII
EDED	B7		OR	A	;Is this '0' key?
EDEE	28 2B		JR	Z,KBSCN9	Exit if yes;
EDFØ	3A AC EE		LD	A,(KBDCLF)	Get CAPS Lock Flag
EDF3	B7		OR	A	;CAPS locked?
EDF4	20 25		JR	NZ,KBSCN9	;Go if yes
EDF6	CB E8		SET	5,B	;Make lower case
EDF8	3E Ø3		LD	A,3	;Check SHIFT keys
EDFA	A6		AND	(HL)	;Is either one down?
EDFB	28 1E		JR	Z,KBSCN9	;Go if not
EDFD	3E 2Ø		LD	A,2ØH	;Invert bit 5
EDFF	A8		XOR	В	
EEØØ	18 1A		JR	KBSCNX	Exit with key;
EEØ2	D6 2Ø	KBSCN6	SUB	32	;Calculate offset
EEØ4	4F		LD	C,A	;Put in BC
EEØ5	ø6 øø		LD	B,Ø	•
EEØ7	11 AD EE		LD	DE,KBDCOD	;Decode table base to DE
EEØA	EB		EX	DE,HL	;Move to HL, KBDHST to DE
EEØB	Ø9		ADD	HL,BC	;Point to standard table
EEØC	Ø1 18 ØØ		LD	BC,24	;Table length to BC
EEØF	1A		LD	A,(DE)	; Isolate CTRL, SHIFT keys
EE1Ø	Ē6 Ø7		AND	Ø7H	, 130 late of Regarding Rega
EE12	28 Ø6		JR	Z,KBSCN8	Go if neither down
EE14	Ø9		ADD	HL,BC	;Move to SHIFT table
EE15	É6 Ø4		AND	4	;Isolate CTRL key
EE17	28 Ø1		JR	Z,KBSCN8	Go if only SHIFT
EE19	Ø9		ADD	HL,BC	;Move to CTRL table
EE1A	46	KBSCN8	LD	B,(HL)	
EE1B	78	KBSCN9	LD	•	Get decoded key in B
EE1C	76 4F	KBSCNX	LD	A,B	Return key to A
EE1D	3E 8F	KDOCHY	LD	C,A A KVMOUT	;Store character in C
EE1F	D3 84		OUT	A,KVMOUT (MEMCTL),A	;Switch out keyboard
EE21	79		LD	A,C	· Pactona the box if and
EE22	B7		OR	A,C	Restore the key, if any
	<i>•</i>			П	;Set Z if no key found
EE23	C9		RET		•

Page 42 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
Scan function keys
                                          HL, (KBDFKP)
                         KBFKC
                                                            ;Get Function Key Pointer
       2A 9B EE
                                  LD
EE24
EE27
                                                            ; Is a key active?
                                  LD
       7C
                                          A,H
EE28
                                  OR
       B5
                                  JR
                                          NZ,KBFKC5
                                                            ;Go if yes
EE29
       2Ø 4C
                                          DE,ØF47FH
EE2B
       11 7F F4
                                  LD
                                                            ;Set DE for rows Ø-6
EE2E
                                          C,E
                                                            ;Preset key mask
       4B
                                  LD
EE2F
                                  LD
                                          A,(DE)
                                                            ;Strobe rows Ø-6
       1A
                                  OR
EE3Ø
       B7
                                                            ;Anything down?
                                          Α
EE31
                                          Z,KBFKC1
                                  JR
                                                            ;Go if not
       28 Ø2
                                                            ;Must ignore F1,F2,F3,CAPS
EE33
                                  LD
       ØE Ø7
                                          C,Ø7H
                                          HL, KBDHST+7
EE35
                         KBFKC1
       21 A4 EE
                                  LD
                                                            ;Point HL at row 7 image
EE38
                                  INC
                                                            ;Set DE for row 7
       1C
EE39
                                          A,(DE)
                                  LD
                                                            ;Strobe row 7
       1A
EE3A
                                  AND
                                                            ;Mask off if necessary
       A1
EE3B
       4F
                                  LD
                                           C,A
                                                            ;Result in C
                                  XOR
EE3C
       AE
                                           (HL)
                                                            ;Set changed bits
EE3D
                                  LD
                                           (HL),C
                                                            ;Save current scan
       71
EE3E
       A1
                                  AND
                                           C
                                                            ;Mask released keys
EE3F
       C8
                                  RET
                                                            ;Exit if no key down
EE4Ø
       4F
                                  LD
                                           C,A
                                                            ;Corrected scan to C
EE41
       CD 84 EE
                                  CALL
                                           KBDBN
                                                            ;Do debounce delay
                                  RET
                                           Z
EE44
       C8
                                                            ;Exit if no key down
EE45
                                  BIT
                                           3,0
                                                            ;CAPS key down?
       CB 59
EE47
                                  JR
       28 ØF
                                           Z,KBFKC2
                                                            ;Go if not
EE49
                                  LD
                                                            ;Toggle the flag
       3A AC EE
                                           A, (KBDCLF)
EE4C
                                  XOR
       EE Ø1
                                           Ø1H
EE4E
       32 AC EE
                                  LD
                                           (KBDCLF),A
EE51
                                  PUSH
       C5
                                           BC
                                                            ;Save registers
EE52
       ØE 28
                                  LD
                                           C,40
                                                            ;Set counter for short beep
EE54
       C4 EE EF
                                                            ;Beep if locking
                                  CALL
                                           NZ, VDBEL1
EE57
                                  POP
       C1
                                           BC
EE58
       3E 7Ø
                          KBFKC2
                                           A,7ØH
                                                            ;Check function keys
                                  LD
EE5A
                                  AND
       A1
EE5B
                                  RET
                                           Z
       C8
                                                            ;Exit if none down
EE5C
       Ø7
                                  RLCA
                                                            ;Prepare to position
EE5D
       EB
                                  ΕX
                                           DE,HL
                                                            ;History pointer to DE
EE5E
       21 1Ø EF
                                  LD
                                           HL, KBDCOD+99
                                                            ;Point HL at Decode table
EE61
                                  LD
       Ø1 Ø9 ØØ
                                                            ;Set BC to 1 entry length
                                           BC,9
EE64
       ED 42
                          KBFKC3
                                  SBC
                                           HL,BC
                                                            ;Back up table pointer
EE66
        Ø7
                                  RLCA
                                                            ;Check next F key bit
                                           NC, KBFKC3
        3Ø FB
EE67
                                  JR
                                                            ;Loop until found
EE69
       ØE 1B
                                  I.D
                                           C,27
                                                            ;Preload for next round
EE6B
                                           A,(DE)
        1A
                                  LD
                                                            Get key scan from KDBHST
EE6C
                                  AND
        E6 Ø3
                                           Ø3H
                                                            ;Check the SHIFT keys
EE6E
        2Ø Ø6
                                  JR
                                           NZ, KBFKC4
                                                            ;Go if either down
EE7Ø
        1A
                                  LD
                                           A,(DE)
                                                            ;Get key scan again
EE71
        E6 Ø4
                                  AND
                                           4
                                                            ;Check the CTRL key
EE73
        28 Ø2
                                  JR
                                           Z,KBFKC5
                                                            ;Go if not pressed
EE75
        Ø9
                                  ADD
                                           HL,BC
                                                            ;Move down one group
EE76
        Ø9
                                  ADD
                          KBFKC4
                                           HL,BC
                                                            ;Move down one group
EE77
        7E
                          KBFKC5
                                  LD.
                                           A,(HL)
                                                            ;Get next keystroke
EE78
        23
                                   INC
                                           HL
                                                            ;Update pointer
EE79
        B7
                                  0R
                                           Α
                                                            ;End of definition?
EE7A
        22 9B EE
                                           (KBDFKP),HL
                                  LD
                                                            ;Save def pointer
EE7D
        CØ
                                  RET
                                           NZ
                                                            Exit if valid key
EE7E
        67
                                   LD
                                           H,A
                                                            ;Clear the pointer
EE7F
        6F
                                  LD
                                           L,A
        22 9B EE
EE8Ø
                                  LD
                                           (KBDFKP),HL
EE83
        C9
                                   RET
                                                            ;Exit with key
                            Debounce a key
EE84
        3E ØF
                                                            ;Set time (app. 15ms)
                          KBDBN
                                  LD
                                           A,15
EE86
        CD 14 ED
                                  CALL
                                           MSDELY
                                                            ;Do the delay
```

```
LD
                                           A, (DE)
                                                             ;Scan keyboard again
EE89
       1A
                                                             ; Mask off released keys
                                  AND
EE8A
       A1
                                  RET
EE8B
       C9
                           Initialize Keyboard DCB
                                                             ;Clear DCB fields
                                           CLRMEM
                          KBINIT CALL
       CD 23 ED
EE8C
                                           KBDCB, KBDCLF-KBDCB
                                  DEFW
EE8F
       9A EE 12 ØØ
                                  LD
                                           HL,0800H
                                                             ;Reset repeat counter
EE93
       21 ØØ Ø8
                                           (KBDDLY),HL
                                 · LD
EE96
       22 A8 EE
                                   RET
EE99
       C9
                            Keyboard Device Control Block
                                   EQU
       9A EE
                          KBDCB
                          KBDBUF
                                  DEFB
                                                             ;Character buffer
EE9A
       ØØ
EE9B
       ØØ ØØ
                          KBDFKP
                                   DEFW
                                                             ;Function Key Pointer
                                           \emptyset,\emptyset,\emptyset,\emptyset,\emptyset,\emptyset,\emptyset,\emptyset; History for 8 rows
EE9D
                          KBDHST
                                   DEFB
       ØØ ØØ ØØ ØØ
EEA1
       99 99 99 99
                                                             ;Previous Key Row bit
EEA5
       ØØ
                          KBDPKR
                                   DEFB
                          KBDPKI
                                                             ;Previous Key Image pointer
EEA6
                                   DEFW
       ØØ ØØ
EEA8
       ØØ Ø8
                          KBDDLY
                                   DEFW
                                           Ø8ØØH
                                                             ;Delay before repeating
                          KBDRPT
EEAA
       ØØ ØØ
                                   DEFW
                                                             ;Delay between repeats
                                                             ; CAPS Lock Flag
EEAC
                          KBDCLF
                                   DEFB
       Ø1
       AD EE
                          KBDCOD
                                                             ;Keyboard Decode table
                                   EQU
                                   Unshifted keys
                                                             ;0 1 2 3 4 5 6 7
                                   DEFB
                                            'Ø1234567'
EEAD
       30 31 32 33
EEB1
       34.35 36 37
EEB5
        38 39 3A 3B
                                   DEFB
                                            '89:;,-./'
                                                             ;8 9 : ; , - . /
EEB9
       2C 2D 2E 2F
EEBD
       ØD 18 Ø3 ØB
                                   DEFB
                                            ØDH,18H,Ø3H,ØBH ;ENTER CLEAR BREAK UP
EEC1
                                   DEFB
                                            ØAH, Ø8H, Ø9H, 2ØH; DOWN LEFT RIGHT SPACE
        ØA Ø8 Ø9 2Ø
                                   Shifted keys
                                            'Ø!"#$%&'''
EEC5
                                   DEFB
                                                            ;0 1 2 3 4 5 6 7
        30 21 22 23
EEC9
       24 25 26 27
EECD
       28 29 2A 2B
                                   DEFB
                                            '()*+<=>?'
                                                             ;8 9 : ; , - . /
EED1
        3C 3D 3E 3F
EED5
       ØD 1B Ø3 ØB
                                   DEFB
                                           ØDH,1BH,Ø3H,ØBH ;ENTER CLEAR BREAK UP
EED9
       ØA Ø8 Ø9 2Ø
                                   DEFB
                                            ØAH, Ø8H, Ø9H, 2ØH; DOWN LEFT RIGHT SPACE
                                   Control keys
EEDD
        3Ø 7C 32 7E
                                             Ø>2456¢¹
                                                            ; Ø 1 2 3 4 5 6 7
                                   DEFB
EEE1
        34 5E 36 6Ø
EEE5
        5B 5D 3A 3B
                                   DEFB
                                            '[]:;¢ $¢'
                                                             ;8 9 : ; , - . /
EEE9
        7B 5F 7D 5C
EEED
        ØD 7F Ø3 ØB
                                   DEFR
                                           ØDH,7FH,Ø3H,ØBH :ENTER CLEAR BREAK UP
EEF1
        ØA Ø8 Ø9 2Ø
                                   DEFB
                                            ØAH, Ø8H, Ø9H, 2ØH; DOWN LEFT RIGHT SPACE
                            Function Key Definition table (9 bytes per entry)
                                            'F1'
                                                     ١,ø
EEF5
        46 31 20 20
                          KBFKD
                                   DEFB
EEF9
        20 20 20 20
EEFD
        00
EEFE
        46 32 20 20
                                                      ',Ø
                                            'F2
                                   DEFB
EFØ2
        20 20 20 20
EFØ6
        ØØ
EFØ7
        46 33 20 20
                                   DEFB
                                            'F3
                                                      ',Ø
EFØB
        20 20 20 20
EFØF
        ØØ
EF1Ø
        53 48 49 46
                                            'SHIFT/F1',Ø
                                   DEFB
EF14
        54 2F 46 31
EF18
        ØØ
        53 48 49 46
EF19
                                            'SHIFT/F2',Ø
                                   DEFB
EF1D
        54 2F 46 32
```

Page 44 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
EF21
       00
                                         'SHIFT/F3',Ø
EF22
       53 48 49 46
                                 DEFB
EF26
       54 2F 46 33
EF2A
       ØØ
                                         'CTRL/F1 ',Ø
                                 DEFB
EF2B
       43 54 52 4C
EF2F
       2F 46 31 2Ø
EF33
       ØØ
                                         'CTRL/F2 ',Ø
EF34
       43 54 52 4C
                                 DEFB
EF38
       2F 46 32 2Ø
EF3C
       ØØ
                                         'CTRL/F3 ',Ø
EF3D
       43 54 52 4C
                                 DEFB
EF41
       2F 46 33 2Ø
EF45
       ØØ
       TRS-80 Model 4 BIOS Version 2.00+ Device driver for Video Display
                           **********************
                           * Video Display drivers
                               Input: Dependent on function
                               Output: None returned to caller
                           Output character in C to Video Display
                         VDOUT
EF46
       F3
                                 DI
                                                          ;No interrupts
                                         A, KVMIN
EF47
       3E 8E
                                 LD
                                                          ;Switch Video into RAM
EF49
       D3 84
                                 OUT
                                         (MEMCTL),A
EF4B
       3A 8D FØ
                                 LD
                                         A, (VDDCHR)
                                                          ;Get character at cursor
EF4E
       CD 6F EF
                                 CALL
                                         VDPUT
                                                          ;Replace it in Video RAM
EF51
       CD 8B EF
                                 CALL
                                         VDPROC
                                                          ;Process input character
       CD 6A EF
EF54
                                 CALL
                                         VDGET
                                                          ;Get character at cursor
EF57
       32 8D FØ
                                 LD
                                         (VDDCHR),A
                                                          ;Save in DCB
EF5A
       CB 7F
                                 BIT
                                                          ; Is character inverted?
                                         7,A
EF5C
       28 Ø2
                                         Z, VDOUT1
                                 JR
                                                          ;Go if not
EF5E
       3E 9B
                                 LD
                                         A,9BH
                                                          ;Set in alternate cursor
       F6 80
EF6Ø
                         VDOUT1
                                 OR
                                                          ;Insure reverse video
                                         8ØH
       CD 6F EF
EF62
                                         VDPUT
                                 CALL
                                                          ;Output cursor
       3E 8F
EF65
                                         A, KVMOUT
                                                          ;Switch out Video
                                 LD
                                         (MEMCTL),A
EF67
       D3 84
                                 OUT
EF69
       C9
                                 RET
                         ; Get a character from Video RAM at cursor
                                         VDCSR
EF6A
       CD 74 EF
                         VDGET
                                 CALL
                                                          ;Point HL at cursor position
EF6D
                                 LD
                                         A,(HL)
                                                          ;Get the character
       7E
EF6E
       C9
                                 RET
                           Put a character into Video RAM at cursor
                         VDPUT
EF6F
       CD 74 EF
                                 CALL
                                         VDCSR
                                                          ;Point HL at cursor position
EF72
       77
                                          (HL),A
                                                          ;Output the character
                                 LD
EF73
       C9
                                 RET
                          Point HL at cursor position in Video RAM
EF74
       2A 8E FØ
                                         HL, (VDDROW)
                         VDCSR
                                 LD
                                                          ;Get cursor column & row
                           Compute RAM Address for position (L=Row, H=Col)
EF77
                         VDCRA
                                 PUSH
                                         BC
       C5
                                                          ;Save work registers
EF78
       D5
                                 PUSH
                                         DE
EF79
       Ø1 ØØ F8
                                 LD
                                          BC,ØF8ØØH
                                                          ; Video RAM base to BC
EF7C
        51
                                 LD
                                         D,C
                                                          ;Row # to DE
EF7D
        5D
                                 LD
                                          E,L
EF7E
        4C
                                 LD
                                          C,H
                                                          ;Column # to C
```

```
;Row # also in HL
                                   LD
                                           H, 0
EF7F
       62
                                                             ;HL=Row # * 4
                                  ADD
                                           HL,HL
EF8Ø
       29
                                  ADD
                                           HL,HL
       29
EF81
                                                             ;HL=Row # * 5 (4+1)
                                  ADD
                                           HL, DE
EF82
       19
                                                             :HL=Row # * 80 (80=5*16)
                                  ADD
                                           HL,HL
EF83
       29
                                   ADD
       29
                                           HL,HL
EF84
       29
                                   ADD
                                           HL,HL
EF85
       29
                                   ADD
                                           HL,HL
EF86
                                                             ;Add video base, Column #
                                   ADD
                                           HL,BC
EF87
       Ø9
                                   POP
                                                             ;Restore registers
EF88
                                           DE
       D1
                                   POP
                                           BC
EF89
       C1
                                   RET
EF8A
       C9
                            Process Video output characters
                          VDPROC
                                           A, (VDDESC)
                                                             ;Get ESC sequence control
EF8B
                                  LD
       3A 91 FØ
EF8E
                                   OR
                                                             ; In ESC sequence?
       B7
                                           Α
                                           NZ, VDESH
EF8F
       20 12
                                   JR
                                                             ;Go if yes
                                                             ;Get the character
       79
                                   LD
EF91
                                           A,C
       FE 20
                                   CP
EF92
                                            2ØH
                                                             ;Control code?
                                   JR
                                                             ;Go if yes
EF94
                                           C, VDCTL
       38 43
                                           A, (VDDINV)
EF96
       3A 9Ø FØ
                                   LD
                                                             ;Get inverse video mask
EF99
                                   OR
                                                             ;Combine with character
       B1
                                   CALL
                                           VDPUT
                                                             ;Output to Video Display
EF9A
       CD 6F EF
                                           HL, (VDDROW)
EF9D
       2A 8E FØ
                                   LD
                                                             ;Cursor Column, Row to HL
                                   JP
       C3 24 FØ
                                                             ;Cursor right & exit
EFAØ
                                           VDCRT -
                          ; Video Display ESC Sequence Handler
                          VDESH
                                   CP
EFA3
       FE Ø2
                                                             ;Check state of ESC
       38 ØC
                                   JR
                                           C, VDESH1
EFA5
                                                             ;Go if state 1
EFA7
        28 1E
                                   JR
                                            Z, VDESH2
                                                             ;Go if state 2
EFA9
        79
                                   LD
                                            A,C
                                                             ;Get input character
                                            1 = 1
                                                             ;Must be '='
EFAA
       FE 3D
                                   CP
        3E Ø2
                                   LD
                                                             ;Set next state in A
EFAC
                                           A,2
EFAE
        28 25
                                   JR
                                            Z, VDESHX
                                                             ;Go if valid
                                   XOR
EFBØ
       AF
                                                             ;Clear state variable
       18 22
                                   JR
                                            VDESHX
EFB1
                                                                and exit
EFB3
        3A 92 FØ
                          VDESH1
                                           A, (VDDESX)
                                   LD
                                                             ;Get saved Row
EFB6
        6F
                                   LD
                                                             ;Put it in L
                                            L,A
EFB7
        79
                                   LD
                                            A,C
                                                             ;Get input Column
EFB8
        D6 2Ø
                                   SUB
                                                             ;Convert to actual
                                            2ØH
                                                             ; Is column # valid?
EFBA
                                   CP
        FE 50
                                            8Ø
                                   JR
                                            C, \$+4
EFBC
        38 Ø2
                                                             ;Skip next if so
        3E 4F
EFBE
                                   LD
                                                             ;Move to last column
                                            A,79
EFCØ
        67
                                   LD
                                            H,A
                                                             ;Put it in H
EFC1
        22 8E FØ
                                   LD
                                            (VDDROW), HL
                                                             :Store as new cursor
                                   XOR
EFC4
        AF
                                                             ;Clear state variable
EFC5
                                   JR
        18 ØE
                                            VDESHX
                                                                and exit
EFC7
        79
                          VDESH2
                                   LD
                                            A,C
                                                             ;Get the input character
EFC8
                                   SUB
        D6 2Ø
                                            2ØH
                                                             ;Convert to actual Row
EFCA
        FE 18
                                   CP
                                            24
                                                             ; Is it valid?
EFCC
                                   JR
        38 Ø2
                                            C,$+4
                                                             ;Skip next if it is
EFCE
        3E 17
                                   LD
                                            A,23
                                                             ; Move to last row
                                            (VDDESX),A
EFDØ
        32 92 FØ
                                   LD
                                                             ;Store in DCB
EFD3
        3E Ø1
                                   LD
                                            A,1
                                                             ;Set next state in A
        32 91 FØ
EFD5
                          VDESHX
                                            (VDDESC),A
                                   LD
                                                             ;Save state variable
EFD8
        C9
                                   RET
                                                                and exit
                            Video Display Control Code processing
        21 93 FØ
                          VDCTL
EFD9
                                   LD
                                            HL, VDCXAT
                                                             ;HL=Code Address Table
EFDC
        Ø6 ØØ
                                   LD
                                            B,Ø
                                                             ;Table offset in BC
EFDE
        Ø9
                                   ADD
                                            HL,BC
                                                             ; Index to routine offset
EFDF
        7E
                                   LD
                                            A,(HL)
                                                             ;Pick up routine offset
EFEØ
        B7
                                   OR
                                                             ; Is the code defined?
```

Page 46 - ©(p) Copyright 1985 by Montezuma Micro/JBO

EFE1 EFE2 EFE5 EFE6 EFE7 EFE8 EFEB	C8 21 E2 EF 4F Ø9 E5 2A 8E FØ C9	RET VDCTL1 LD LD ADD PUSH LD RET	Z HL,VDCTL1 C,A HL,BC HL HL,(VDDROW)	; Ignore if not ; Point HL at base address ; Add offset for this code ; Routine address to stack ; Cursor Column, Row to HL ; Go to it
EFEC EFEE EFFØ EFF4 EFF6 EFF7 EFF9	ØE ØØ 3E Ø1 Ø6 64 D3 9Ø 1Ø FC AF Ø6 64 D3 9Ø 1Ø FC	VDBEL LD VDBEL1 LD LD VDBEL2 OUT DJNZ XOR LD VDBEL3 OUT DJNZ	C,Ø A,1 B,1ØØ (SOUND),A VDBEL2 A B,1ØØ (SOUND),A VDBEL3	;Set duration counter;Set bit Ø on;Set pitch counter;Crank up a wave ;Turn bit Ø off;Reset pitch counter;Let the wave die
EFFD EFFE FØØØ	ØD 20 EE C9	DEC JR RET	C NZ,VDBEL1	;Count down duration ;Loop until timeout
		; Move the cur	rsor left 1 positi	ion
FØØ1 FØØ2 FØØ3 FØØ5 FØØ9 FØØB	7C B5 28 2D 25 F2 32 FØ 26 4F 18 ØF	VDCLT LD OR JR DEC JP LD JR	A,H L Z,VDCSCK H P,VDCSCK H,79 VDVT	;At top of screen? ;Go if yes ;Back up 1 position ;Exit if no wrap ;Move to end of line ; and back up 1 row
		; Move cursor	to next tab stop	.1
FØØD FØØE FØ1Ø FØ12 FØ13 FØ15 FØ17	7C E6 F8 C6 Ø8 67 FE 5Ø 38 1B 26 ØØ	VDTAB LD AND ADD LD CP JR LD	A,H ØF8H A,8 H,A 8Ø C,VDCSCK H,Ø	;Column # to A ;Make it Ø mod 8 ;Move to next tab stop ;Line overflow? ;Exit if not ;Move down 1 line
		; ; Move cursor	down 1 line	
FØ19 FØ1A	2C 18 16	VDLF INC JR	L VDCSCK	;Increment the row #
		; Move cursor	up 1 line	
FØ1C FØ1D FØ2Ø FØ22	2D F2 32 FØ 2E ØØ 18 ØE	VDVI DEC JP LD JR	L P,VDCSCK L,Ø VDCSCK	;Back up 1 row ;Go if not negative ;Hold on top line
		; Move cursor	right 1 position	
FØ24 FØ25 FØ26 FØ28 FØ2A FØ2C	24 7C FE 5Ø 38 Ø8 26 ØØ 18 EB	VDCRT INC LD CP JR LD JR	H A,H 8Ø C,VDCSCK H,Ø VDLF	;Advance 1 column ;Get the new column ;Still on line? ;Go if yes ;Move to next line

		; Perfo	rm Curso	r Home	
FØ2E	2E ØØ	VDHOM	LD	L,Ø	;Set row # to Ø
		; Perfor	rm Carri	age Return	; ;
FØ3Ø	26 ØØ	VDCR	LD	н,Ø	;Set column # to Ø
	•	Check	cursor	position & scroll	if necessary
FØ32 FØ33 FØ35 FØ39 FØ38 FØ38 FØ41 FØ47 FØ47 FØ49	7D FE 18 22 8E FØ D8 2E 17 22 8E FØ 21 5Ø F8 11 ØØ F8 01 3Ø Ø7 ED BØ 21 17 ØØ 18 1Ø	VDCSCK	LD CP LD RET LD LD LD LD LD LD LD LD LD LD	24	;Get the cursor Row # ;Is it on-screen? ;Save the cursor ;Exit if on screen ;Stay on line 23 ;Save the cursor ;Point HL at second line ;Point DE at top of screen ;Move 23 lines of video ;Scroll Video RAM ;Set Row=23, Column=0 ;Clear new line & exit
		Erase	to end	of current line	
FØ4E FØ4F FØ51 FØ54 FØ55 FØ56	E5 26 5Ø CD 77 EF EB E1 18 Ø9	VDEOL	PUSH LD CALL EX POP JR	HL H,8Ø VDCRA DE,HL HL VDEOS1	;Save cursor position ;Set to end of line + 1 ;Calculate RAM address ;Put in DE ;Restore cursor ;Go clear
		; Home	the curs	or and clear the	screen
FØ58 FØ5B	21 ØØ ØØ 22 8E FØ	VDCLS	LD LD	HL,ØØØØH (VDDROW),HL	;Set cursor at Ø,Ø ;Save it in DCB
•	·	; ; Erase	to end	of screen	
FØ5E FØ61 FØ64 FØ65 FØ68 FØ6A FØ6C FØ6D	11 8Ø FF CD 77 EF EB 3A 9Ø FØ F6 2Ø ED 52 44 4D	VDEOS VDEOS1	LD CALL EX LD OR SBC LD LD	DE,ØFF8ØH VDCRA DE,HL A,(VDDINV) 2ØH HL,DE B,H C,L	;Set end address;Calc start address;Start to DE, end to HL;Get inverse video mask;Create a blank;Compute clear length;Move length to BC
FØ6E	C3 2E ED	;	JP	MFILL '	;Fill memory & exit
		; Turn	inverse	video OFF	
FØ71 FØ72	AF 18 Ø8	VDIVØ	XOR JR	A VDINV2	;Clear the flag ;Go store it
F07.4	A ==	;		video ON	
FØ74 FØ75	AF 18 Ø3	VDIV1	XOR JR	A VDINV1	;Clear the flag ;Toggle & store it
		; Toggl	e state	of inverse video	
FØ77 FØ7A FØ7C FØ7F	3A 9Ø FØ EE 8Ø 32 9Ø FØ C9	VDINV VDINV1 VDINV2	LD XOR LD RET	A,(VDDINV) 8ØH (VDDINV),A	;Get inverse video mask ;Reverse it ;Replace in DCB

Page 48 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
A,3
                                                   ;Set ESC state variable
                       VDESC LD
      3E Ø3
FØ8Ø
                                       VDESHX
                                                      ; & exit
                               JP
      C3 D5 EF
FØ82
                        Initialize Video Display DCB fields
                                       CLRMEM ;Clear DCB fields
                       VDINIT CALL
FØ85
      CD 23 ED
                                       VDDROW, VDCXAT-VDDROW
      8E FØ Ø5 ØØ
                               DEFW
FØ88
                               RET
FØ8C
      C9
                        ; Video Display Device Control Block
                               EQU
       8D FØ
                       VDDCB
                                                       ;Character under cursor
                       VDDCHR
                               DEFB
       20
FØ8D
                       VDDROW
                               DEFB
                                                      ;Cursor row (Ø-23)
FØ8E
       ØØ
                                                      ;Cursor column (0-79)
                       VDDCOL
                               DEFB
FØ8F
       ØØ
                                                       ;Inverse video mask
                       VDDINV
                               DEFB
       ØØ
FØ9Ø
                                                  Escape Sequence Control
                               DEFB
                       VDDESC
FØ91
       ØØ
                                                       ;Escape Sequence Storage
                               DEFB
FØ92
       ØØ
                       VDDESX
                                                       :Control code address table
                       VDCXAT
                               EQU
       93 FØ
                                                       ;Code ØØ - ignored
                               DEFB
                                       ØØH
       ØØ
FØ93
                               DEFB
                                       ØØН
                                                       ;Code Ø1 - ignored
FØ94
       ØØ
                               DEFB
                                       ØØH
                                                       ;Code Ø2 - ignored
FØ95
       ØØ
                               DEFB
                                       ØØH
                                                       ;Code Ø3 - ignored
       ØØ
FØ96
                               DEFB
                                                       ;Code Ø4 - ignored
FØ97
       ØØ
                                       ØØH
                                                       ;Code Ø5 - ignored
                               DEFB
FØ98
       ØØ
                                       ØØН
       ØØ
                               DEFB
                                       ØØH
FØ99
                                                       ;Code Ø6 - ignored
                                       VDBEL-VDCTL1 ;Code Ø7 - Sound bell
                               DEFB
FØ9A
       ØA
                                       VDCLT-VDCTL1 ;Code Ø8 - Backspace
                               DEFB
FØ9B
       1F
                                                       ;Code Ø9 - Tab
       2B
                               DEFB
                                       VDTAB-VDCTL1
FØ9C
                               DEFB
FØ9D
       37
                                       VDLF-VDCTL1
                                                        ;Code ØA - Linefeed
                                       VDVT-VDCTL1
VDCRT-VDCTL1
FØ9E
                                DEFB
       3A
                                                        ;Code ØB - Vertical tab
                                DEFB
                                                        ;Code ØC - Cursor right
FØ9F
       42
                                       VDCR-VDCTL1 ;Code ØD - Carriage return
                                DEFB
FØAØ
       4E
                                       VDIVØ-VDCTL1
                                DEFB
FØA1
       8F
                                                        ;Code ØE - Inverse video OFF
                                DEFB
       92
                                        VDIV1-VDCTL1
FØA2
                                                        ;Code ØF - Inverse video ON
FØA3
       ØØ
                                DEFB
                                        ØØН
                                                        ;Code 10 - ignored
                                DEFB
       ØØ
                                        ØØН
FØA4
                                                        ;Code 11 - ignored
                                DEFB
FØA5
       ØØ
                                        ØØН
                                                        ;Code 12 - ignored
                                DEFB
FØA6
       ØØ
                                        ØØН
                                                        ;Code 13 - ignored
       ØØ
FØA7
                                DEFB
                                        ØØH
                                                        ;Code 14 - ignored
FØA8
       6C
                                DEFB
                                        VDEOL-VDCTL1
                                                        ;Code 15 - Erase to EOL
                                                        ;Code 16 - Toggle inverse
                                        VDINV-VDCTL1
FØA9
       95
                                DEFB
FØAA
       ØØ
                                DEFB
                                        ØØH
                                                        ;Code 17 - ignored
FØAB
       00
                                DEFB
                                        ØØH
                                                        ;Code 18 - ignored
FØAC
       7C
                                DEFB
                                        VDEOS-VDCTL1
                                                        ;Code 19 - Erase to EOS
       76
                                DEFB
                                        VDCLS-VDCTL1.
FØAD
                                                        ;Code 1A - Home & clear
       9E
                                DEFB
FØAE
                                        VDESC-VDCTL1
                                                        ;Code 1B - Start ESC
                                                        ;Code 1C - ignored
       ØØ
                                DEFB
FØAF
                                        ØØH
FØBØ
       ØØ
                                DEFB
                                        ØØH
                                                        ;Code 1D - ignored
FØB1
       4C
                                DEFB
                                        VDHOM-VDCTL1
                                                        ;Code 1E - Home cursor
FØB2
                                DEFB
                                                        ;Code 1F - ignored
       ØØ
                                        ØØН
       TRS-80 Model 4 BIOS Version 2.00+
                                           Parallel Printer Port device driver
                          *********************
                          * Parallel Port device drivers
                              Input: Dependent on function
                              Output: Dependent on function
                          *********************
                         Check port for busy &/or error - return in A
FØB3
       DB F8
                        PPBSY
                                        A, (PARSDT)
                                IN
                                                        ;Read port status
FØB5
       E6 FØ
                                AND
                                                        :Isolate status bits
                                        ØFØH
```

FØB7 FØB9 FØBB FØBD FØBE	EE 3Ø 28 Ø2 3E Ø1 3D C9	PPBSY1	XOR JR LD DEC RET	3ØH Z,PPBSY1 A,1 A	;Invert negative logic bits ;Go if ready ;Preset for zero return ;Set A to ØØH or FFH
		; ; Outpu	t C to	parallel port	
FØBF FØC2 FØC3 FØC5 FØC7 FØC9 FØCB FØCD FØCF FØD4	21 25 F1 79 FE 2Ø 3Ø 2D FE ØA 2Ø ØD CB 46 28 25 3A 24 F1 FE ØD 28 26	PPOUT	LD LD CP JR CP JR LD CP JR JR	HL, PPDOPT A, C 20H NC, PRINT ØAH NZ, PPOUT1 Ø, (HL) Z, PRINT A, (PPDPRV) ØDH Z, PPCLF PRINT	;Point at option bits ;Get character to print ;Is it a control code? ;Go if not ;Go if not ;Suppress linefeeds? ;Go if not ;Check previous character ;Was it carriage return? ;Exit if so ;Go print the linefeed
FØD6 FØD8 FØDA FØDC FØDE FØEØ FØE3	18 1C FE ØC 2Ø 18 CB 4E 28 14 3A 26 F1 B7 28 22	PPOUT1	CP JR BIT JR LD OR JR	<pre>ØCH NZ,PRINT 1,(HL) Z,PRINT A,(PPDLCT) A Z,PPRLC</pre>	;Is this a formfeed? ;Go if not ;Go if not ;Get line counter ;Anything left on page? ;Exit if not
FØE6 FØE7 FØEA FØEC FØEE FØFØ FØF2	47 CD B3 FØ 28 FB 3E ØA D3 F8 1Ø F5 18 1A	PPOUT2	LD CALL JR LD OUT DJNZ JR	B,A PPBSY Z,PPOUT2 A,ØAH (PARSDT),A PPOUT2 PPRLC1 aracter in C	;Set up loop counter;Wait for printer ready;Output a linefeed;Loop through the page;Exit
FØF4 FØF7 FØF9 FØFA	CD B3 FØ · 28 FB · 79 D3 F8	PRINT	CALL JR LD OUT	PPBSY Z,PRINT A,C (PARSDT),A	;Wait for printer ready;Print the character
		; Checl	for li	nefeed, count do	own if so
FØFC FØFE FØFF F1Ø1 F1Ø4 F1Ø5	3E ØA B9 2Ø Ø7 3A 26 F1 3D 32 26 F1	PPCLF	LD CP JR LD DEC LD	A,ØAH C NZ,PPRLC A,(PPDLCT) A (PPDLCT),A	;Set A to linefeed ;Did we just do one? ;Exit if not ;Decrement line counter
•		Reset	line c	ounter if zero,	exit
F1Ø8 F1ØB F1ØC F1ØE F111	3A 26 F1 B7 2Ø Ø6 3A 27 F1 32 26 F1	PPRLC1	LD OR JR LD LD	A,(PPDLCT) A NZ,PPOUTX A,(PPDPGL) (PPDLCT),A	;Get line counter; Is it zero?; Exit if not; Reset line counter
		Save	charact	er and exit	
F114 F115 F118	79 32 24 F1 C9	PPOUTX	LD LD RET	A,C (PPDPRV),A	;Save character in DCB

Page 50 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
A, (PPDPGL)
                                                        ;Reset line counter
                        PPINIT LD
F119
       3A 27 F1
                                LD
                                        (PPDLCT),A
F11C
       32 26 F1
                                                        ;Kill previous character
                                XOR
F11F
      AF
                                        (PPDPRV),A
                                LD
F12Ø
      32 24 F1
                                RET
F123
       C9
                         Parallel port DCB
                                EQU
                        PPDCB
       24 F1
                                                        ;Previous character
                        PPDPRV
                                DEFB
F124
       ØØ
                                DEFB
                                                        ;Option bits
F125
       01
                        PPDOPT
                                                          Ø=Suppress LF after CR
                                                         1=Simulate formfeeds
                                                           2-7=Reserved
                                                        ;Line counter
F126
                                DEFB
       ØØ
                        PPDLCT
F127
       42
                        PPDPGL
                               DEFB
                                        66
                                                        ;Page length
       TRS-80 Model 4 BIOS Version 2.00+ Serial Port device driver
                          **********************
                          * Serial Port device drivers
                              Input: Dependent on function
                              Output: Dependent on function
                          Check for input at Serial Port, return status in A
F128
                        SPSTS
                                        A, (SERURT)
       DB EA
                                IN
                                                        ;Get UART status
F12A
       E6 8Ø
                                AND
                                        8ØH
                                                        ; Isolate data received bit
F12C
       C8
                                RET
                                        Z
                                                        ;Exit if nothing
F12D
       F6 FF
                                OR
                                        ØFFH
                                                        ;Set status to show input
F12F
                                RET
       C9
                         Input a byte from the Serial Port
                                        A, (SERURT)
F13Ø
                        SPINP
       DB EA
                                IN
                                                        ;Get UART status
F132
       E6 8Ø
                                AND
                                        HQ3
                                                        ;Anything received?
F134
       28 FA
                                JR
                                        Z,SPINP
                                                        ;Loop if not
F136
       DB EB
                                        A, (SERDAT)
                                                        ;Read data byte
                                IN
F138
       E6 7F
                                AND
                                        7FH
                                                        ; Mask off parity bit
F13A
       C9
                                RET
                          Output a byte to the Serial Port
F13B
       CD 44 F1
                        SPOUT
                                CALL
                                        SPBSY
                                                        ; Is the port busy?
F13E
       28 FB
                                JR
                                        Z,SPOUT
                                                        ;Loop until ready
F14Ø
       79
                                LD
                                        A,C
                                                        ;Get output byte
       D3 EB
F141
                                OUT
                                        (SERDAT),A
                                                        ;Output it
F143
       C9
                                RET
                          Check Serial Port for busy
F144
                        SPBSY
                                IN
                                        A, (SERURT)
       DB EA
                                                        ;Get UART status
F146
       E6 4Ø
                                AND
                                        4ØH
                                                        ;Ready to Xmit?
F148
       C8
                                RET
                                        Z
                                                        ;Exit if not
F149
       21 75 F1
                                LD
                                        HL, SPDOPT
                                                        ;Point to options byte
F14C
       CB 46
                                BIT
                                        \emptyset,(HL)
                                                        ;Wait for CTS enabled?
F14E
       28 Ø7
                                JR
                                        Z,SPBSY1
                                                        ;Go if not
F150
       DB E8
                                IN
                                        A, (SERRST)
                                                        ;Get secondary status
F152
       E6 8Ø
                                AND
                                        8ØH
                                                        ;Check CTS input bit
F154
       EE 8Ø
                                XOR
                                        8ØH
                                                        ;Invert state of CTS *
                                                           Above changed to NOP in 2.22
                        ;
F156
       C8
                                RET
                                                        Exit if no CTS
       CB 4E
F157
                        SPBSY1
                                BIT
                                        1,(HL)
                                                        ;Wait for DSR enabled?
```

F159 F15B F15D F15F	28 Ø7 DB E8 E6 4Ø EE 4Ø	JR IN AND XOR	Z,SPBSY2 A,(SERRST) 4ØH 4ØH	;Go if not ;Get secondary status ;Isolate DSR bit ;Invert state of DSR * ; Above changed to NOP in 2.2
F161 F162 F164	C8 F6 FF C9	RET SPBSY2 OR RET	Z ØFFH	;Exit if no DSR ;Indicate ready state
		; Initialize S	erial Port	
F165 F168 F16A F16C F16F F171	3A 76 F1 D3 E9 D3 E8 3A 77 F1 D3 EA C9	SPINIT LD OUT OUT LD OUT RET	A,(SPDBDR) (SERBRG),A (SERRST),A A,(SPDCFG) (SERURT),A	;Set the baud rate ;Reset the UART ;Configure primary UART reg
		; Serial Port	Device Control B	Block
F172 F175	72 F1 C3 65 F1 ØØ	SPDCB EQU SPDINT JP SPDOPT DEFB	\$ SPINIT Ø	;Initialization vector ;Serial Port Options ; Bit Ø=Wait for CTS ; Bit 1=Wait for DSR
F176 F177	55 6C	SPDBDR DEFB SPDCFG DEFB	55H 6CH	Baud rate code; UART configuration
	TRS-8Ø Model 4	BIOS Version 2.	19+ I/O routine	es for drive M:
		,	_	***********
		; * Input:	ve read routine Select parameter Record moved to	rs in Select Control Block * c (DSBDMA) *
F3B5 F3B8 F3BB F3BF	CD D7 F3 CD ED F3 ED 5B 25 F7 21 DB F9	MDREAD CALL CALL LD LD	MDADDR MDMOVE DE,(DSBDMA) HL,WKBUF	;Set up addresses ;Move data to work buffer ;Point DE at destination ; & HL at source
		,		***********
		; *	HL=Source record DE=Destination None - record	· ·
F3C2 F3C5 F3C7	Ø1 8Ø ØØ ED BØ C9	MOVREC LD LDIR RET	BC,128	; for 1 record length ;Move the record
		; * Input:	v*************************************	* rs in Select Control Block *
F3C8 F3CB F3CE F3D1 F3D4 F3D5	2A 25 F7 11 DB F9 CD C2 F3 CD D7 F3 EB 18 16	MDWRIT LD LD CALL CALL EX JR	HL,(DSBDMA) DE,WKBUF MOVREC MDADDR DE,HL MDMOVE	;Point HL at record ; & DE at work buffer ;Move record to work buffer ;Set up addresses ;Switch for write ;Write record & exit

Page 52 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
Memory drive address setup routine
                             Input: Information in Select Control Block
                             Output: A=Map address select bits
                                      DE=Internal record buffer address
                                      HL=Record address in alternate memory map
                                       HL.DSBSEC+1
                                                      :Point HL at sector #
       21 23 F7
F3D7
                       MDADDR
                              LD
                                       A,(HL)
                                                       ;Page # to A (Ø or 1)
      7E
                               LD
F3DA
                                                       ;Point to 1s byte of sector
                               DEC
       2B
F3DB
                                       HL
                                                       ; Memory address * 256 to HL
      66
                               LD
                                       H,(HL)
F3DC
      2E ØØ
                               LD
F3DD
                                       L,Ø
                               SRL
      CB 3C
                                                       ;Divide by 2 to get true
F3DF
                               RR
                                                        record address
F3E1
      CB 1D
                               OR
                                                       ;Set FXUPMEM, MBIT1
F3E3
       F6 Ø6
                               RLCA
                                                       ;Rotate into bits 6-4
       Ø7
F3E5
       Ø7
                               RLCA
F3E6
F3E7
       Ø7
                               RLCA
                               RLCA
F3E8
      Ø7
       11 DB F9
                                                       ;Point to internal buffer
F3E9
                               LD
                                       DE, WKBUF
F3EC
       C9
                               RET
                         ***********************
                           Memory drive data move routine
                             Input:
                                     A=Address select bits for move
                                     HL=Source address for move
                                     DE=Destination address for move
                                      128 bytes moved as requested
                             Output:
                       MDMOVE
F3ED
       F3
                              DI
                                                       ;No interrupts now!
F3EE
       F6 8F
                               OR
                                       KVMOUT
                                                       ;Set mapping bits
F3FØ
       D3 84
                               OUT
                                       (MEMCTL),A
                                                       ;Select alternate map
F3F2
       CD C2 F3
                               CALL
                                       MOVREC
                                                       :Move the record
F3F5
       3E 8F
                               LD
                                       A, KVMOUT
                                                       ;Set normal map bits
F3F7
       D3 84
                               OUT
                                       (MEMCTL),A
                                                       ;Restore normal map
F3F9
       AF
                               XOR
                                                       ;Clear status for good I/O
                               RET
F3FA
       C9
       TRS-80 Model 4 BIOS Version 2.00+ I/O routines for Floppy Drives
                           Floppy Disk I/O Driver
                             Input: A=Function code
                                       1 - Read a sector
                                       2 - Write a sector
                                     BC=Track number (B should always be \emptyset)
                                     DE=Sector number (D should always be Ø)
                                     HL=Buffer address
                                     IX=DCB for selected drive
                                     IY=DPB for selected drive
                             Output: A=Status of operation
                                        Bits match WD 1791 FDC conventions
                         ***********************
F3FB
       F3
                        FDD
                               DI
                                                       ;No interrupts
F3FC
                               DEC
       3D
                                                       ;Check function code
F3FD
       28 Ø7
                               JR
                                       Z,FDREAD
                                                       ;1 = Read
F3FF
       3D
                               DEC
F400
       28 3A
                               JR
                                       Z, FDWRIT
                                                      ;2 = Write
                         Return INOP status for Floppy Disk Drive
F4Ø2
       3E 1Ø
                        FDINOP
                               LD
                                       A,10H
                                                       ;Return RNF error
F4Ø4
                               OR
       B7
                                                       ;Clear Z to set error status
F4Ø5
       C9
                               RET
```

		; Read a	sector	trom disk	
F4Ø6 F4Ø9 F4ØA F4ØD F4ØE F4ØF F412 F415 F416	CD 83 F4 CØ CD 19 F4 C8 F8 CD 16 F5 CD 19 F4 C8 CD 9D F5	R C R C C C	RET	FDBEGN NZ. FDRD3 Z M FDJOG FDRD3 Z FDRST	;Start the I/O operation ;Exit if error ;Try to read 3 times ;Exit if successful ;Exit if inoperative ;Jog the head ;Try 3 more times ;Exit if read OK ;Restore the drive
		Read a	sector	with 3 attempts	
F419 F41C F41D F41E F421	CD 22 F4 C8 F8 CD 22 F4 C8	F F	CALL RET RET CALL RET	FDRDSC Z M FDRDSC Z	;Try to read the sector ;Exit if it worked ;Exit if inoperative ;Try again ;Exit if OK
		, Read a	sector		
F422 F423 F425 F428 F42C F42D F42F F431 F432 F434 F436 F439	E5 Ø6 8Ø CD 4A F5 38 F4 DB FØ A3 28 FB ED A2 7A D3 F4 ED A2 18 FA E1 E6 9C	FDRDS1	PUSH LD CALL DEFW IN AND JR INI LD OUT INI JR POP AND	HL B,8ØH FDSET FDRDS3 A,(FDCCTL) E Z,FDRDS1 A,D (FDCSEL),A FDRDS2 HL 9CH	;Save buffer address;Set up read command;Start the command;Termination address;Read the status;Got a DRQ yet?;Loop if not;Read first byte;Establish wait states;Go into wait state;Read a byte;Keep reading;Restore buffer address;Any errors?
F43B	C9	;	RET	r to disk	;Exit with status
F443 F444 F446 F447 F44A F44D	CD 83 F4 CØ CD 51 F4 C8 E6 CØ CØ CD 16 F5 CD 51 F4 C8		CALL RET. CALL RET AND RET CALL CALL RE [;Start the I/O operation ;Exit if error ;Try to write 3 times ;Exit if successful ;Exit if inop or w/p :Jog the head ;Try 3 more times ;Exit if write OK
F44E	CD ØD F5	; •	CALL	FDRST	;Restore the drive
F451 F454 F455 F457 F458 F45B	CD 5C F4 C8 E6 CØ CØ CD 5C F4 C8	FDWT3	CALL RET AND RET CALL RET	FDWTSC Z ØCØH NZ FDWTSC Z	;Try to write the sector;Exit if it worked;Exit if inop or w/p;Try again;Exit if OK
		; Write	a secto	r '	
F45C F45D F45F F462	E5 Ø6 AØ CD 4A F5 7F F4		PUSH LD CALL DEFW	HL B,AØH FDSET FDWTS4	;Save buffer address ;Set up write command ;Start the command ; Termination address

Page 54 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
A, (FDCCTL)
                             FDWTS1
                                                               ;Read the status
   F464
           DB FØ
                                     IN
                                                               ;Got a DRQ yet?
                                     AND
   F466
          A3
                                     JR
                                              Z,FDWTS1
                                                               ;Loop if not
   F467
           28 FB
                                                               ;Output first byte
                                     ITUO
   F469
           ED A3
                                              A,(HL)
                                                               Get the next byte in A
                                     LD
   F46B
           7E
                                     INC
   F46C
           23
                                              HL
                                              C,FDCCTL
   F46D
          ØE FØ
                                     LD
                                                               ;Point C at status reg
                             FDWTS2
                                              E,(C)
                                                               ;Loop for second DRQ
                                     IN
   F46F
          ED 58
                                              PO, FDWTS2
                                     JP
          E2 6F F4
   F471
                                     OUT
                                                               ;Output the byte
                                              (FDCDAT),A
   F474
           D3 F3
   F476
           ØE F3
                                     LD
                                              C,FDCDAT
                                                               ;Restore C to data port
                                                               ;Establish wait states
                                     LD
   F478
                                              A,D
           7A
                                     OUT
                                              (FDCSEL),A
   F479
           D3 F4
                             FDWTS3
                                                               ;Go into wait state
   F47B
           ED A3
                                     ITUO
                                                               ;Write a byte
                                              FDWTS3
   F47D
           18 FA
                                     JR
                                                               ;Keep writing
                             FDWTS4
                                     POP
                                              HL
   F47F
           E1
                                                               ;Restore buffer address
           E6 FC
                                              ØFCH
   F48Ø
                                     AND
                                                               ;Any errors?
                                     RET
   F482
           C9
                                                               ;Exit with status
                               Select the disk & wait for speed
                             FDBEGN LD
           FD 7E 13
                                              A, (IY+DPBOPT)
   F483
                                                               ;Get drive option bits
   F486
           E6 8Ø
                                     AND
                                              8ØH
                                                               ; Isolate density
   F488
                                     OR
                                              (IX+DKDSEL)
                                                               ;Combine with select bits
           DD B6 Ø3
           DD 71 ØB
                                              (IX+DKDLTK),C
   F48B
                                     LD
                                                              ;Save logical track #
           FD CB 13 76
                                              6,(IY+DPBOPT)
   F48E
                                     BIT
                                                               ;Double-sided disk?
          1/2--- EXBIOS replaces the above instruction with this:
>> NOTE
>> NOTE
                                     CALL
          CD 8Ø FE ØØ
                                              BIOSEX
                                                               ;Call BIOS patch
                                     JR
                                              Z,FDBEG2
   F492
           28 1C
                                                               ;Go if not
   F494
                                     SRL
                                                               ;Divide track # by 2
           CB 39
                                              C
                                              2, (IY+DPBOPT)
   F496
           FD CB 13 56
                                     BIT
                                                               ;Side 1 same track #?
   F49A
           2Ø Ø3
                                     JR
                                              NZ, FDBEG1
                                                               ;Go if not
   F49C
           DD 71 ØB
                                     LD
                                              (IX+DKDLTK),C
                                                               ;Save new track #
   F49F
           3Ø ØF
                             FDBEG1
                                     JR
                                              NC, FDBEG2
                                                               ;Go if on side Ø
   F4A1
                                              1ØH
           F6 1Ø
                                     OR
                                                               ;Turn on side 1 select
   F4A3
           FD CB 13 5E
                                     BIT
                                              3,(IY+DPBOPT)
                                                               ;Side 1 sectors biased?
   F4A7
           28 Ø7
                                     JR
                                              Z,FDBEG2
                                                               ;Go if not
   F4A9
           F5
                                     PUSH
                                                               ;Save select bits
                                              AF
   F4AA
           7B
                                     LD
                                              A,E
                                                               ;Get sector #
                                     ADD
   F4AB
           FD 86 ØF
                                              A, (IY+DPBSPT)
                                                               ;Add side 1 bias
   F4AE
           5F
                                     LD
                                                               ;Restore sector #
                                              E,A
   F4AF
                                     POP
           F1
                                              AF
                                                               ;Restore select bits
                             FDBEG2
   F4BØ
           DD 77 ØA
                                              (IX+DKDCSL),A
                                     LD
                                                               ;Save select bits
   F4B3
           79
                                     LD
                                              A,C
                                                               ;Get track #
           FD CB 13 6E
                                              5, (IY+DPBOPT)
   F4B4
                                      BIT
                                                               ;Double stepping drive?
   F4B8
                                      JR
           28 Ø1
                                              Z,FDBEG3
                                                               ;Go if not
   F4BA
                                     ADD
           87
                                              A,A
                                                               ;Compute true track #
    F4BB
           DD BE Ø8
                                     CP
                             FDBEG3
                                              (IX+DKDPTO)
                                                               ;Precomp needed yet?
    F4BE
                                      JR
           38 Ø4
                                              C,FDBEG4
                                                               ;Go if not
   F4CØ
                                      SET
                                              5,(IX+DKDCSL)
           DD CB ØA EE
                                                               ;Turn it on
   F4C4
           57
                             FDBEG4
                                     LD
                                              D,A
                                                               ;True track # to D
                                              A, (FDCCTL)
   F4C5
           DB FØ
                                      IN
                                                               ;Get controller status
   F4C7
           Ø7
                                      RLCA
                                                               Ready bit to C flag
   F4C8
           CD 3C F5
                                      CALL
                                              FDSEL
                                                               ;Select the drive
   F4CB
           3E DØ
                                      LD
                                              A,ØDØH
                                                               ;Reset the FDC
   F4CD
           D3 FØ
                                      OUT
                                              (FDCCTL),A
   F4CF
           3Ø ØD
                                      JR
                                              NC, FDBEG6
                                                               ;Go if drive running
   F4D1
           DD 46 Ø5
                                      LD
                                              B, (IX+DKDSTD)
                                                               ;Start-up delay to B
   F4D4
           3E FA
                             FDBEG5
                                     LD
                                              A,25Ø
                                                               ;Delay for 1/4 second
   F4D6
           CD 14 ED
                                              MSDELY
                                     CALL
   F4D9
           CD 3C F5
                                      CALL
                                              FDSEL
                                                               ;Select again
    F4DC
           1Ø F6
                                      DJNZ
                                              FDBEG5
                                                               ;Wait for speed
    F4DE
           7B
                             FDBEG6
                                     LD
                                              A,E
                                                               ;Get the sector #
    F4DF
           D3 F2
                                      OUT
                                              (FDCSEC),A
                                                               ; Give to controller
```

```
Seek the proper track
                         FDSEEK LD
                                          A, (IX+DKDCTK)
F4E1
       DD 7E Ø9
                                                           ;Get current track
                                 OUT
                                          (FDCTRK),A
F4E4
       D3 F1
                                                           ;Give to controller
                                  INC
                                                           ;First access (=FFH)?
F4E6
       3C
                                          Α
       CC 1D F5
                                 CALL
                                          Z,FDSTEP
                                                           ;Restore the drive if so
F4E7
                                 LD
F4EA
                                          A,D
                                                           ;Get desired track
       7A
                                 CP
                                          (IX+DKDNTK)
       DD BE Ø7
                                                           ; Is it legal?
F4EB
       D2 Ø2 F4
                                  JP
                                          NC, FDINOP
                                                           ;Return INOP if so
F4EE
F4F1
       D3 F3
                                 OUT
                                          (FDCDAT),A
                                                           ;Output track to FDC
                                 LD
F4F3
       DD 77 Ø9
                                          (IX+DKDCTK),A
                                                           ;Save also in DCB
                                 CALL
F4F6
                                          FDSEL
       CD 3C F5
                                                           ;Re-select the drive
F4F9
      DB F1
                                  IN
                                          A, (FDCTRK)
                                                           ;Get the track #
                                  SUB
F4FB
       92
                                                           ;Any seek required?
       28 Ø9
F4FC
                                 JR
                                          Z,FDSEK2
                                                           ;Go if not
F4FE
                                  LD
                                                           ;Target track # to A
                                          A,D
       7A
F4FF
       B7
                                  OR
                                                           ; Is it zero?
                                  JR
F5ØØ
                                          Z,FDSEK1
                                                           ;Go if yes
       28 Ø2
F5Ø2
                                  LD
       3E 1Ø
                                          A,1ØH
                                                           ;Set up seek command
                         FDSEK1 CALL
F5Ø4
                                          FDSTEP
       CD 1D F5
                                                           ;Seek the track
       DD 7E ØB
                         FDSEK2
                                 LD
F5Ø7
                                          A, (IX+DKDLTK)
                                                           ;Get logical track #
F5ØA
       D3 F1
                                  OUT
                                          (FDCTRK),A
                                                           ; Give it to controller
                                  RET
       C9
F5ØC
                           Restore the head for I/O retry
                         FDRST
F5ØD
       DD 56 Ø9
                                  LD
                                          D,(IX+DKDCTK)
                                                           ;Current track # to D
       DD 36 Ø9 FF
F510
                                  LD
                                          (IX+DKDCTK), ØFFH; Force restore
                                  JR
F514
       18 CB
                                          FDSEEK
                                                           ;Restore, seek & exit
                           Jog the head for I/O retry
                         FDJOG
                                          A,58H
F516
       3E 58
                                  LD
                                                           ;Step the head in 1 track
F518
       CD 1D F5
                                  CALL
                                          FDSTEP
F51B
       3E 68
                                  LD
                                          A,68H
                                                           ;Now step out 1 track
                           Perform a step operation
                         FDSTEP PUSH
F51D
       C5
                                          BC
                                                           ;Save BC
                                                           ;Save step command
F51E
       4F
                                          C,A
                                  LD
F51F
                                          A,2
       3E Ø2
                                  LD
                                                           ;Wait 2 ms to be sure
                                  CALL
                                          MSDELY
F521
       CD 14 ED
                                                           ; erase turned off
F524
       DD 7E Ø4
                                  LD
                                          A, (IX+DKDATT)
                                                           ;Get drive attributes
F527
       E6 Ø3
                                  AND
                                                           ; Isolate step rate
F529
                                  OR
       B1
                                                           ;Combine with command
F52A
                                  POP
                                          BC
       C1
                                                           ;Restore BC
F52B
       CD 42 F5
                                  CALL
                                          FDCMD
                                                           ; Issue step command
F52E
                         FDSTP1
       CD 3C F5
                                  CALL
                                          FDSEL
                                                           ;Reselect the drive
F531
       DB FØ
                                  IN
                                          A, (FDCCTL)
                                                            ;Get the status
F533
       1F
                                  RRA
                                                           ;Still busy?
F534
       38 F8
                                          C,FDSTP1
                                  JR
                                                           ;Loop if yes
F536
       DD 7E Ø6
                                  LD
                                          A, (IX+DKDSTL)
                                                           ;Settle time to A
F539
       C3 14 ED
                                  JP
                                          MSDELY
                                                           ;Delay & return
                           Keep disk selected until not busy
       DD 7E ØA
F53C
                          FDSEL
                                  LD
                                          A, (IX+DKDCSL)
                                                           ;Select the drive
F53F
       D3 F4
                                  OUT
                                           (FDCSEL),A
F541
       C9
                                  RET
                           Issue a command to the disk controller
       D3 FØ
F542
                          FDCMD
                                  OUT
                                           (FDCCTL),A
                                                           ; Issue the command
F544
       3E 14
                                  LD
                                          A,2Ø
                                                           ;Set delay counter
F546
        3D
                          FDCMD1
                                  DEC
                                                            ;Count down 16 usec
                                          Α
F547
       2Ø FD
                                          NZ, FDCMD1
                                  JR
                                                            ;Loop if not zero
```

```
Set up for I/O to FDC
                         FDSET
                                 PUSH
                                                          ;Save buffer address
                                         HL
       E5
F54A
F54B
                                         A,(ØØ66H)
                                                          ;Save NMI vector
                                 LD
       3A 66 ØØ
F54E
                                 LD
       32 58 F9
                                          (NMITMP),A
F551
       2A 67 ØØ
                                 LD
                                         HL,(ØØ67H)
       22 59 F9
F554
                                 LD
                                          (NMITMP+1),HL
                                                          ;Set up new NMI vector
F557
       3E C3
                                 LD
                                         A,ØC3H
F559
       32 66 ØØ
                                 LD
                                          (\emptyset\emptyset66H),A
                                 LD
F55C
       21 88 F5
                                         HL, FDNMI
       22 67 ØØ
                                 LD
F55F
                                          (0067H),HL
                                                          ;Get buffer address
                                 POP
F562
       E1
                                         HL
                                 EX
                                          (SP),HL
                                                          ;Swap with return
F563
       E3
        5E
                                                          ;Get termination address
· F564
                                 LD
                                         E,(HL)
       23
                                 INC
                                         HL
F565
       56
                                 LD
                                          D,(HL)
F566
       23
                                 INC
F567
                                         HL
                                 EX
F568
       EB
                                         DE,HL
                                                          ;Termination to HL
       E3
F569
                                 EX
                                          (SP),HL
                                                          ;Put on stack
                                 PUSH
                                         DE.
                                                          ;Replace return address
F56A
       D5
                                          D,(IX+DKDCSL)
                                                          ;Set D=Select + bit 6
       DD 56 ØA
                                 LD
F56B
                                 SET
F56E
       CB F2
                                          6,D
                                 LD
       1E Ø2
                                          E,2
                                                          ;Set E to DRQ mask
F57Ø
                                 LD
                                          C,FDCDAT
                                                          ;Set C to Data port
F572
       ØE F3
                                          FDSEL
                                                          ;Re-select the drive
F574
       CD 3C F5
                                 CALL
                                          6,(IX+DKDATT)
F577
       DD CB Ø4 76
                                 BIT
                                                          ; Is this 8 inch drive?
F57B
       28 Ø2
                                 JR
                                                          ;Go if not
                                          Z,FDSET1
       CB D8.
                                 SET
F57D
                                          3,B
                                                          ;Enable HLT delay
F57F
       78
                         FDSET1
                                 LD
                                         A,B
                                                          ; Command to A
                                          FDCMD
F58Ø
       CD 42 F5
                                 CALL
                                                          ; Give it to the controller
F583
       3E CØ
                                 LD
                                          A,ØCØH
                                                          ;Enable NMI from disk
F585
       D3 E4
                                 OUT
                                          (NMICTL),A
F587
                                 RET
        C9
                           Non-maskable interrupt service routine
                                          (SP),HL
                        . FDNMI
F588
        E3
                                 ΕX
                                                          ;Discard return, save HL
F589
                                 XOR
       AF
                                                          ;Turn off NMI enable
                                 OUT
F58A
        D3 E4
                                          (NMICTL),A
F58C
        3A 58 F9
                                 LD
                                        A, (NMITMP)
                                                          ;Restore NMI vector
        32 66 ØØ
F58F
                                 LD
                                          (\emptyset\emptyset66H),A
        2A 59 F9
F592
                                          HL, (NMITMP+1)
                                 LD
        22 67 ØØ
F595
                                 LD
                                          (0067H), HL
F598
        DB FØ
                                  IN
                                          A, (FDCCTL)
                                                          ;Read final status
        E1
                                 POP
F59A
                                                          ; Restore HL
                                          HL
F59B
        C9
                                 RET
        TRS-80 Model 4 BIOS Version 2.00+
                                             Disk tables & parameters
                            ********************
                            * Disk Parameter Headers (DPH) for drives A-D & M
                            **********************
F59C
        85 F6 ØØ ØØ
                          DPHA
                                  DEFW
                                          XLTØ,ØØØØH
                                                           ;Drive A parameter header
        00 00 00 00
 F5AØ
                                  DEFW
                                          ФФФФН,ФФФФН
 F5A4
        5B F9 EC F5
                                  DEFW
                                          DBUF, DPBØ
 F5A8
        D8 F8 40 F7
                                          CHKØ, ALLØ
                                  DEFW
                         DPHB
 F5AC
        A3 F6 ØØ ØØ
                                  DEFW
                                          XLT1,0000H
                                                           ;Drive B parameter header
 F5BØ
                                  DEFW
        99 99 99 99
                                          ФФФФН,ФФФФН
 F5B4
        5B F9 Ø1 F6
                                  DEFW
                                          DBUF, DPB1
 F5B8
        F8 F8 A4 F7
                                  DEFW
                                          CHK1, ALL1
 F5BC
                         DPHC
        C1 F6 ØØ ØØ
                                  DEFW
                                          XLT2,0000H
                                                           ;Drive C parameter header
 F5CØ
        99 99 99 99
                                  DEFW
                                          ФФФФН,ФФФФН
```

F5C8	18 F9 Ø8 F8		DEFW	CHK2,ALL2	
F5CC F5DØ F5D4 F5D8	DF F6 ØØ ØØ ØØ ØØ ØØ ØØ 5B F9 2B F6 38 F9 6C F8	DPHD 	DEFW DEFW DEFW DEFW	XLT3,0000H 0000H,0000H DBUF,DPB3 CHK3,ALL3	;Drive D parameter header
F5DC F5EØ F5E4 F5E8	ØØ ØØ ØØ ØØ ØØ ØØ ØØ ØØ 5B F9 4Ø F6 ØØ ØØ DØ F8	DPHM	DEFW DEFW DEFW DEFW	ØØØØH,ØØØØH ØØØØH,ØØØØH DBUF,DPBM ØØØØH,ALLM	;Drive M parameter header
		, Offse	ts used	to address Disk	Parameter Header fields
•	99 99 98 99 9A 99 9C 99 9E 99	DPHXLT DPHBUF DPHDPB DPHCSV DPHALV	EQU EQU EQU EQU	Ø 8 1Ø 12 14	;Skew translation table ;Directory buffer address ;Disk Parameter Block ;Check vector address ;Allocation vector address
	•	•		*) for drives A-D & M *
F5EC F5EE F5EF F5FØ	EC F5 24 ØØ Ø4 ØF Ø1	ĎPBØ	EQU DEFW DEFB DEFB DEFB	\$ 36 4 15	;Drive Ø parameter block ; Records per track ; Block shift count ; Block mask ; Extent mask count
F5F1 F5F3 F5F5 F5F6 F5F7 F5F9	54 ØØ 7F ØØ CØ ØØ 2Ø ØØ Ø2 ØØ		DEFW DEFB DEFB DEFW DEFW	84 127 192 Ø 32 2	<pre>; Highest allocation block ; Highest directory # ; Initial allocation Ø ; Initial allocation 1 ; Directory check size ; Reserved track count</pre>
F5FB F5FC F5FD F5FF F6ØØ	12 Ø1 55 F6 8Ø Ø1	•	DEFB DEFW DEFB DEFB DEFB	18 1 DØDCB 8ØH 1	; Sectors per track ; Sector size code ; Drive DCB Address ; Drive option bits ; Drive format ID code
F6Ø1 F6Ø3 F6Ø4 F6Ø5 F6Ø6	Ø1 F6 24 ØØ Ø4 ØF Ø1 54 ØØ	DPB1	EQU DEFW DEFB DEFB DEFW	\$ 36 4 15 1 84	Drive 1 parameter block Records per track Block shift count Block mask Extent mask count Highest allocation block
F6Ø8 F6ØB F6ØC F6ØE F61Ø F611 F612	7F ØØ CØ ØØ 2Ø ØØ Ø2 ØØ 12 Ø1 61 F6		DEFW DEFB DEFW DEFW DEFB DEFB DEFW	127 192 Ø 32 2 18 1 D1DCB	<pre>; Highest directory # ; Initial allocation Ø ; Initial allocation 1 ; Directory check size ; Reserved track count ; Sectors per track ; Sector size code ; Drive DCB Address</pre>
F614 F615	8Ø Ø1		DEFB DEFB	8ØH 1	<pre>; Drive option bits ; Drive format ID code</pre>
F616 F618 F619 F61A F61B F61D F61F F62Ø	16 F6 24 ØØ Ø4 ØF Ø1 54 ØØ 7F ØØ CØ	DPB2	EQU DEFW DEFB DEFB DEFW DEFW DEFB DEFB	\$. 36 4 15 1 84 127 192 Ø	Drive 2 parameter block Records per track Block shift count Block mask Extent mask count Highest allocation block Highest directory # Initial allocation 0 Initial allocation 1

Page 58 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
LOTI
       Th hh
                                  DEI N
                                                               Reserved track count
                                  DEFW
                                          2
F623
       Ø2 ØØ
                                  DEFB
                                          18
                                                               Sectors per track
F625
       12
                                  DEFB
                                                               Sector size code
F626
       Ø1
                                          D2DCB
                                  DEFW
                                                              Drive DCB Address
F627
       6D F6
                                  DEFB
                                          8ØH
                                                              Drive option bits
F629
       80
                                                               Drive format ID code
F62A
                                  DEFB
       Ø1
                         DPB3
       2B F6
                                  EQU
                                                            ;Drive 3 parameter block
                                  DEFW
                                           36
                                                              Records per track
F62B
       24 ØØ
                                                               Block shift count
F62D
                                  DEFB
       Ø4
                                          4
                                  DEFB
                                           15
                                                               Block mask
F62E
       ØF
                                                              Extent mask count
                                  DEFB
F62F
       Ø1
                                          1
                                  DEFW
                                          84
                                                              Highest allocation block
F63Ø
       54 ØØ
                                  DEFW
F632
                                          127
                                                              Highest directory #
       7F ØØ
                                           192
                                                               Initial allocation Ø
F634
                                  DEFB
       CØ
                                  DEFB
                                                               Initial allocation 1
F635
       ØØ
                                          Ø
F636
       20 00
                                  DEFW
                                           32
                                                              Directory check size
F638
                                  DEFW
                                                              Reserved track count
       Ø2 ØØ
                                           2
                                  DEFB
                                           18
F63A
       12
                                                               Sectors per track
F63B
                                  DEFB
       Ø1
                                                               Sector size code
F63C
                                  DEFW
                                          D3DCB
                                                              .Drive DCB Address
       79 F6
F63E
                                  DEFB
                                          8ØH
                                                               Drive option bits
       80
F63F
                                  DEFB
                                                               Drive format ID code
       Ø1
                         DPBM
       4Ø F6
                                  EQU
                                                            ;Drive M parameter block
       ØØ Ø2
                                  DEFW
                                           512
                                                               Records per track
F64Ø
       Ø3
                                  DEFB
                                                               Block shift count
F642
F643
       Ø7
                                  DEFB
                                                               Block mask
                                  DEFB
F644
       ØØ
                                                              Extent mask count
F645
       3F ØØ
                                  DEFW
                                           63
                                                              Highest allocation block
                                  DEFW
F647
                                           31
                                                              Highest directory #
       1F ØØ
                                  DEFB
                                           128
F649
       80
                                                               Initial allocation Ø
F64A
       ØØ
                                  DEFB
                                                               Initial allocation 1
F64B
       ØØ ØØ
                                  DEFW
                                                               Directory check size
F64D
                                  DEFW
       ØØ ØØ
                                                               Reserved track count
F64F
       ØØ
                                  DEFB
                                                               Sectors per track
                                  DEFB
F65Ø
       ØØ
                                                               Sector size code
F651
       ØØ ØØ
                                  DEFW
                                           ррорн
                                                               Drive DCB Address
F653
                                  DEFB
       ØØ
                                                               Drive option bits
                                  DEFB
                                                               Drive format ID code
F654
       ØØ
                           Offsets used to address Disk Parameter Block (DPB) fields
                          DPBRPT
                                  EQU
                                                            ;Records Per Track
       ØØ ØØ
                                                            ;Block Shift factor
                          DPBBSH
       Ø2 ØØ
                                  EQU
                          DPBBLM
                                  EQU
       Ø3 ØØ
                                                            ;Block Mask
                          DPBEXM
                                  EQU
       Ø4 ØØ
                                                            ;Extent Mask
                          DPBDSM
                                                            ;Drive capacity
       Ø5 ØØ
                                  EQU
        Ø7 ØØ
                          DPBDRM
                                  EQU
                                                            ;Directory Maximum
        Ø9 ØØ
                          DPBALØ
                                  EQU
                                                            ;Initial Allocation Ø
                          DPBAL1
                                  EQU
                                           10
        ØA ØØ
                                                            ; Initial Allocation 1
                          DPBCKS
                                  EQU
                                           11
        ØB ØØ
                                                            ;Check area size
        ØD ØØ
                          DPBOFF
                                           13
                                  EQU
                                                            ;Reserved track count
                          DPBSPT
                                           15
        ØF ØØ
                                  EQU
                                                            ;Sectors Per Track
                          DPBSSZ
                                           16
        10 00
                                                            ;Sector Size code
                                  EQU
                          DPBDCB
        11 ØØ
                                  EQU
                                           17
                                                            ;Drive DCB address
        13 ØØ
                          DPBOPT
                                           19
                                  EQU
                                                            ;Drive option bits
                                                               7=Density (\emptyset=S, 1=D)
                                                              6=Sides (Ø=S, 1=D)
                                                               5=Step (\emptyset=Norm, 1=2 x)
                                                              4=Data (Ø=Norm, 1=Inv)
                                                            ; 3=Side 1 (\emptyset=Norm, 1=Bias)
                                                            ; 2=Track #(Ø=Norm, 1=Bias)
                                                            ; 1-Ø=Reserved
        14 00
                          DPBDID
                                  EQU
                                           20
                                                            ;Disk format ID #
```

		; *****	*****	******	********
		; * Disk	Device	Control Blocks ((DCB) for drives Ø-3 & M * *
F655 F658 F659 F65A F65B F65C F65D F65F F66Ø	55 F6 C3 FB F3 Ø1 ØØ Ø2 ØF 28 16 FF ØØ ØØ		EQU JP DEFB DEFB DEFB DEFB DEFB DEFB DEFB DEFB	\$ FDD Ø1H ØØH 2 15 4Ø 22 255 Ø	; Driver vector ; Driver vector ; Drive select bits ; Drive attribute bits ; Start up delay in 1/4 sec ; Settle time in Ms ; Number of tracks ; Precomp turn-on track ; Current track ; Current select bits ; Logical track #
F661 F664 F665 F666 F668 F669 F66A F66B F66C	61 F6 C3 FB F3 Ø2 ØØ Ø2 ØF 28 16 FF ØØ ØØ		EQU JP DEFB DEFB DEFB DEFB DEFB DEFB DEFB DEFB	\$ FDD Ø2H ØØH 2 15 4Ø 22 255 Ø	;Drive 1 DCB; Driver vector; Drive select bits; Drive attribute bits; Start up delay in 1/4 sec; Settle time in Ms; Number of tracks; Precomp turn-on track; Current track; Current select bits; Logical track #
F66D F67Ø F671 F672 F673 F674 F675 F676 F677	6D F6 C3 FB F3 Ø4 ØØ Ø2 ØF 28 16 FF ØØ ØØ		EQU JP DEFB DEFB DEFB DEFB DEFB DEFB DEFB DEFB	\$ FDD Ø4H ØØH 2 15 4Ø 22 255 Ø	; Driver vector ; Drive select bits ; Drive attribute bits ; Start up delay in 1/4 sec ; Settle time in Ms ; Number of tracks ; Precomp turn-on track ; Current track ; Current select bits ; Logical track #
F679 F67C F67D F67E F67F F68Ø F681 F682 F683 F684	79 F6 C3 FB F3 Ø8 Ø9 Ø2 ØF 28 16 FF ØØ ØØ	•	EQU JP DEFB DEFB DEFB DEFB DEFB DEFB DEFB DEFB	\$ FDD Ø8H ØØH 2 15 4Ø 22 255 Ø Ø	;Drive 3 DCB ; Driver vector ; Drive select bits ; Drive attribute bits ; Start up delay in 1/4 sec ; Settle time in Ms ; Number of tracks ; Precomp turn-on track ; Current track ; Current select bits ; Logical track #
	ØØ ØØ Ø3 ØØ Ø4 ØØ	DKDDVR DKDSEL	EQU EQU EQU	Ø 3 4	;Driver address;Drive select bits;Drive attribute bits; 7=Sides (Ø=S, 1=D); 6=Type (Ø=5, 1=8); 5-2=Reserved
	Ø5 ØØ Ø6 ØØ Ø7 ØØ Ø8 ØØ Ø9 ØØ ØA ØØ	DKDSTL DKDNTK DKDPTO DKDCTK	EQU EQU EQU EQU EQU	5 6 7 8 9	; 1-Ø=Step rate (Ø-3); Drive start-up delay in Ms; Drive settle time in Ms; Number of tracks; Precomp turn-on track; Current track; Current select bits

Page 60 - ©(p) Copyright 1985 by Montezuma Micro/JBO

```
;Logical track #
                       DKDLTK EQU
                                      11
      ØB ØØ
                         *************
                         * Disk sector translation tables
                         Ø1 Ø3 Ø5 Ø7
                       XLTØ
                               DEFB
                                      1,3,5,7,9,11,13,15,17,2
F685
F689
      Ø9 ØB ØD ØF
F68D
      11 Ø2
                                      4,6,8,10,12,14,16,18,0,0
                               DEFB
      Ø4 Ø6 Ø8 ØA
F68F
      ØC ØE 1Ø 12
F693
      00 00
F697
                               DEFB
                                      0,0,0,0,0,0,0,0,0,0
      99 99 99 99
F699
      99 99 99 99
F69D
F6A1
      99 99
                       XLT1
                               DEFB
                                       1,3,5,7,9,11,13,15,17,2
F6A3
      Ø1 Ø3 Ø5 Ø7
      Ø9 ØB ØD ØF
F6A7
F6AB
       11 Ø2
       Ø4 Ø6 Ø8 ØA
                                       4,6,8,10,12,14,16,18,0,0
F6AD
                               DEFB
       ØC ØE 1Ø 12
F6B1
       00 00
F6B5
                                       0,0,0,0,0,0,0,0,0,0
       99 99 99 99
                               DEFB
F6B7
F6BB
       99 99 99 99
F6BF
       00 00
                       XLT2
      Ø1 Ø3 Ø5 Ø7
                               DEFB
                                       1,3,5,7,9,11,13,15,17,2
F6C1
F6C5
       Ø9 ØB
            ØD ØF
F6C9
       11 Ø2
       Ø4 Ø6 Ø8 ØA
                               DEFB
F6CB
                                       4,6,8,10,12,14,16,18,0,0
F6CF
       ØC ØE 1Ø 12
F6D3
       ØØ ØØ
       99 99 99 99
                               DEFB
F6D5
                                       0,0,0,0,0,0,0,0,0,0
       99 99 99 99
F6D9
F6DD
       ØØ ØØ
                       XLT3
       Ø1 Ø3 Ø5 Ø7
                               DEFB
                                       1,3,5,7,9,11,13,15,17,2
F6DF
       Ø9 ØB ØD ØF
F6E3
       11 Ø2
F6E7
       Ø4 Ø6 Ø8 ØA
                               DEFB
                                       4,6,8,10,12,14,16,18,0,0
F6E9
       ØC ØE 1Ø 12
F6ED
F6F1
       ØØ ØØ
                               DEFB
                                       0,0,0,0,0,0,0,0,0,0
F6F3
       00 00 00 00
F6F7
       ØØ ØØ ØØ ØØ
       00 00
F6FB
                            >>---> End of disk resident portion of BIOS <---<<
       TRS-89 Model 4 BIOS Version 2.99+ BIOS extension for CP/M 2.2 version 2.2x
                         *******************
                         * Patch code loaded by EXBIOS
FE8Ø
                               ORG
                                       CCP+2A8ØH
                                                      ;Patch area
FE8Ø
       FD CB 13 76
                       BIOSEX
                                       6, (IY+DPBOPT)
                               BIT
                                                      ;Double-sided disk?
FE84
       C8
                               RET
                                       Z
                                                      ;Exit if not
FE85
       D5
                               PUSH -
                                       DE
                                                      ;Save DE
FE86
       57
                               LD
                                       D,A
                                                      ;Save drive select
FE87
       FD CB 13 4E
                               BIT
                                       1,(IY+DPBOPT)
                                                      ;Alternate sides?
FE8B
       28 24
                               JR
                                       Z,BIOSX4
                                                      ;Return to BIOS if not
FE8D
       DD 5E Ø7
                                       E,(IX+DKDNTK)
                               LD
                                                      ;Track count to E
FE9Ø
       7B
                                       A,E
                               LD
                                                       ;Check track size
FE91
       FE 28
                               CP
                                       40
                                                      ; Is it other than 40?
FE93
       2Ø Ø8
                               JR
                                       NZ,BIOSX1
                                                       ;Go if yes
```

FE95 FE99 FE9D FE9E FE9F FEA1 FEA2	FD CB 13 66 28 Ø2 1E 23 79 93 3Ø Ø3 AF 18 ØF	JI LI BIOSX1 LI SI JI XI	R D	4,(IY+DPBOPT) Z,BIOSX1 E,35 A,C E NC,BIOSX2 A BIOSX5	;Is this 35T SuperBrain? ;Go if not ;Set track count to 35 ;Get track # ;At end of side Ø? ;Go if yes ;Set Z flag ;Return to BIOS
FEA4 FEA8 FEAA	FD CB 13 46 28 Ø4 ED 44	BIOSX2 B	IT R EG	Ø,(IY+DPBOPT) Z,BIOSX3	;Going inside out? ;Go if not ;Compute correct track #
FEAC FEAD FEAE	83 3D 87	D	DD EC DD	A,E A A,A	;Double track # &
FEAF FEBØ	3C 4F	II Li	NC D	A C,A	; force side 1 ;Save new track #
FEB1 FEB3 FEB4 FEB5	F6 FF 7A D1 C9	P	N D OP ET	ØFFH A,D DE	;Reset Z flag for return ;Restore drive select ;Restore registers ;Back to BIOS
		;		of BIOS patch	,